Searched refs:R8A73A4_CLK_PLL2S (Results 1 – 3 of 3) sorted by relevance
| /linux-6.15/arch/arm/boot/dts/renesas/ |
| H A D | r8a73a4.dtsi | 523 <&cpg_clocks R8A73A4_CLK_PLL2S>, <0>;
530 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
537 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
544 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
551 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
558 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
565 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
573 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
581 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>,
626 clocks = <&cpg_clocks R8A73A4_CLK_PLL2S>;
[all …]
|
| /linux-6.15/include/dt-bindings/clock/ |
| H A D | r8a73a4-clock.h | 14 #define R8A73A4_CLK_PLL2S 4 macro
|
| /linux-6.15/Documentation/devicetree/bindings/clock/ |
| H A D | renesas,cpg-div6-clock.yaml | 69 clocks = <&pll1_div2_clk>, <&cpg_clocks R8A73A4_CLK_PLL2S>, <0>,
|