Home
last modified time | relevance | path

Searched refs:R5 (Results 1 – 25 of 45) sorted by relevance

12

/linux-6.15/arch/arm64/boot/dts/ti/
H A Dk3-am62a.dtsi86 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
87 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
88 <0x00 0x79100000 0x00 0x79100000 0x00 0x00040000>, /* MCU R5 IRAM0 */
89 <0x00 0x79140000 0x00 0x79140000 0x00 0x00040000>, /* MCU R5 IRAM1 */
95 <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>, /* DM R5 ATCM */
96 <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>; /* DM R5 BTCM */
103 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
104 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
116 <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>, /* DM R5 ATCM*/
117 <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>; /* DM R5 BTCM*/
H A Dk3-am62p.dtsi99 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
100 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
113 <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>, /* DM R5 ATCM*/
114 <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>; /* DM R5 BTCM*/
H A Dk3-j722s.dtsi205 <0x00 0x79000000 0x00 0x79000000 0x00 0x00008000>, /* MCU R5 ATCM */
206 <0x00 0x79020000 0x00 0x79020000 0x00 0x00008000>, /* MCU R5 BTCM */
219 <0x00 0x78000000 0x00 0x78000000 0x00 0x00008000>, /* DM R5 ATCM*/
220 <0x00 0x78100000 0x00 0x78100000 0x00 0x00008000>; /* DM R5 BTCM*/
/linux-6.15/drivers/tty/serial/
H A Dpmac_zilog.c135 write_zsreg(uap, R5, regs[R5] & ~TxENABLE); in pmz_load_zsregs()
167 write_zsreg(uap, R5, regs[R5]); in pmz_load_zsregs()
542 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_set_mctrl()
679 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_break_ctl()
842 write_zsreg(uap, R5, uap->curregs[R5] |= TxENABLE); in __pmz_startup()
855 uap->curregs[R5] |= DTR; in pmz_irda_reset()
856 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_irda_reset()
863 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_irda_reset()
1128 uap->curregs[R5] |= DTR; in pmz_irda_setup()
1129 write_zsreg(uap, R5, uap->curregs[R5]); in pmz_irda_setup()
[all …]
H A Dip22zilog.c188 write_zsreg(channel, R5, regs[R5] & ~TxENAB); in __load_zsregs()
221 write_zsreg(channel, R5, regs[R5]); in __load_zsregs()
559 up->curregs[R5] |= set_bits; in ip22zilog_set_mctrl()
560 up->curregs[R5] &= ~clear_bits; in ip22zilog_set_mctrl()
561 write_zsreg(channel, R5, up->curregs[R5]); in ip22zilog_set_mctrl()
669 up->curregs[R5] = new_reg; in ip22zilog_break_ctl()
672 write_zsreg(channel, R5, up->curregs[R5]); in ip22zilog_break_ctl()
722 up->curregs[R5] |= TxENAB; in __ip22zilog_startup()
782 up->curregs[R5] &= ~TxENAB; in ip22zilog_shutdown()
786 up->curregs[R5] &= ~SND_BRK; in ip22zilog_shutdown()
[all …]
H A Dsunzilog.c207 write_zsreg(channel, R5, regs[R5] & ~TxENAB); in __load_zsregs()
254 write_zsreg(channel, R5, regs[R5]); in __load_zsregs()
662 write_zsreg(channel, R5, up->curregs[R5]); in sunzilog_set_mctrl()
770 up->curregs[R5] = new_reg; in sunzilog_break_ctl()
773 write_zsreg(channel, R5, up->curregs[R5]); in sunzilog_break_ctl()
788 up->curregs[R5] |= TxENAB; in __sunzilog_startup()
848 up->curregs[R5] &= ~TxENAB; in sunzilog_shutdown()
882 up->curregs[R5] |= Tx5; in sunzilog_convert_to_zs()
887 up->curregs[R5] |= Tx6; in sunzilog_convert_to_zs()
892 up->curregs[R5] |= Tx7; in sunzilog_convert_to_zs()
[all …]
H A Dzs.c270 write_zsreg(zport, R5, regs[5] & ~TxENAB); in load_zsregs()
285 write_zsreg(zport, R5, regs[5]); in load_zsregs()
402 write_zsreg(zport_a, R5, zport_a->regs[5]); in zs_set_mctrl()
526 write_zsreg(zport, R5, zport->regs[5]); in zs_break_ctl()
792 write_zsreg(zport, R5, zport->regs[5]); in zs_startup()
816 write_zsreg(zport, R5, zport->regs[5]); in zs_shutdown()
973 write_zsreg(zport, R5, zport->regs[5]); in zs_pm()
1166 write_zsreg(zport, R5, zport->regs[5]); in zs_console_write()
1178 write_zsreg(zport, R5, zport->regs[5]); in zs_console_write()
H A Dzs.h65 #define R5 5 macro
H A Dip22zilog.h44 #define R5 5 macro
H A Dsunzilog.h36 #define R5 5 macro
/linux-6.15/tools/perf/arch/arm/tests/
H A Dregs_load.S9 #define R5 0x28 macro
46 str r5, [r0, #R5]
/linux-6.15/tools/perf/arch/powerpc/tests/
H A Dregs_load.S10 #define R5 5 * 8 macro
49 std 5, R5(3)
/linux-6.15/Documentation/bpf/standardization/
H A Dabi.rst20 * R1 - R5: arguments for function calls
24 R0 - R5 are scratch registers and BPF programs needs to spill/fill them if
/linux-6.15/lib/
H A Dtest_bpf.c44 #define R5 BPF_REG_5 macro
3893 BPF_ALU64_REG(BPF_ADD, R5, R5),
4039 BPF_ALU32_REG(BPF_ADD, R5, R5),
4258 BPF_ALU64_REG(BPF_XOR, R5, R5),
4264 BPF_ALU64_REG(BPF_SUB, R5, R5),
4368 BPF_MOV64_REG(R5, R4),
4369 BPF_MOV64_REG(R6, R5),
4408 BPF_MOV64_REG(R5, R4),
4409 BPF_MOV64_REG(R6, R5),
11943 BPF_ALU64_IMM(BPF_MOV, R5, R5), \
[all …]
/linux-6.15/arch/powerpc/platforms/pseries/
H A DhvCall.S38 std r5,STK_PARAM(R5)(r1); \
50 ld r5,STACK_FRAME_MIN_SIZE+STK_PARAM(R5)(r1); \
185 HCALL_INST_PRECALL(R5)
294 HCALL_INST_PRECALL(R5)
/linux-6.15/arch/hexagon/kernel/
H A Dvm_entry.S57 { memd(R0 + #_PT_R0504) = R5:4; \
100 memd(R0 + #_PT_R0504) = R5:4; \
136 { R5:4 = memd(R0 + #_PT_R0504); \
168 { R5:4 = memd(R0 + #_PT_R0504); \
/linux-6.15/drivers/net/hamradio/
H A Dscc.c937 or(scc,R5, TxENAB); in scc_key_trx()
938 scc->wreg[R5] |= RTS; in scc_key_trx()
943 cl(scc,R5,RTS|TxENAB); in scc_key_trx()
971 or(scc,R5, TxENAB); in scc_key_trx()
972 scc->wreg[R5] |= RTS; in scc_key_trx()
974 or(scc,R5,RTS|TxENAB); /* enable tx */ in scc_key_trx()
977 cl(scc,R5,RTS|TxENAB); /* disable tx */ in scc_key_trx()
1110 if ( (grp1 & TXGROUP) && (scc2->wreg[R5] & RTS) ) in is_grouped()
1155 if ( !(scc->wreg[R5] & RTS) ) in t_dwait()
1346 if ( !(scc->wreg[R5] & RTS) ) in scc_set_param()
[all …]
H A Dz8530.h12 #define R5 5 macro
/linux-6.15/Documentation/bpf/
H A Dclassic_vs_extended.rst30 R0 - R5 are scratch registers and eBPF program needs spill/fill them if
65 place function arguments into R1 to R5 registers to satisfy calling
67 to in-kernel function. If R1 - R5 registers are mapped to CPU registers
74 After an in-kernel function call, R1 - R5 are reset to unreadable and R0 has
123 R5 - r8
139 bpf_mov R5, 5
146 bpf_mov R5, 9
188 interpreter. R0-R5 are scratch registers, so eBPF program needs to preserve
198 After the call the registers R1-R5 contain junk values and cannot be read.
/linux-6.15/drivers/media/i2c/
H A Dwm8739.c36 R5 = 5, R6, R7, R8, R9, R15 = 15, enumerator
221 wm8739_write(sd, R5, 0x000); in wm8739_probe()
/linux-6.15/tools/perf/arch/arm/util/
H A Dunwind-libdw.c25 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
/linux-6.15/arch/hexagon/lib/
H A Dmemcpy.S164 #define ptr_in_p_128 R5 /* pointer for prefetch of input data */
167 #define shift2 R5 /* in epilog to workshifter to extract bytes */
177 #define ptr_in_p_128kernel R5:4 /* packed fetch pointer & kernel cnt */
/linux-6.15/tools/perf/arch/loongarch/util/
H A Dunwind-libdw.c27 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
/linux-6.15/tools/perf/arch/s390/util/
H A Dunwind-libdw.c31 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()
/linux-6.15/tools/perf/arch/powerpc/util/
H A Dunwind-libdw.c34 dwarf_regs[5] = REG(R5); in libdw__arch_set_initial_registers()

12