Home
last modified time | relevance | path

Searched refs:PPCLK_UCLK (Results 1 – 25 of 28) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn30/
H A Ddcn30_clk_mgr.c266 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_update_clocks()
269 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_update_clocks()
283 …dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, khz_to_mhz_ceil(clk_mgr_base->clks.dramclk_khz… in dcn3_update_clocks()
364 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
367 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
370 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_min_memclk()
383 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, in dcn3_set_hard_max_memclk()
394 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn3_set_max_memclk()
402 dcn30_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn3_set_min_memclk()
415 dcn3_init_single_clock(clk_mgr, PPCLK_UCLK, in dcn3_get_memclk_states_from_smu()
[all …]
H A Ddcn30_smu11_driver_if.h10 PPCLK_UCLK, enumerator
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn32/
H A Ddcn32_clk_mgr.c718 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, dc->clk_mgr->bw_params->max_memclk_mhz); in dcn32_update_clocks()
721 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_update_clocks()
724 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, dc->clk_mgr->bw_params->max_memclk_mhz); in dcn32_update_clocks()
757 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_update_clocks()
1003 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
1006 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
1009 dcn32_smu_set_hard_min_by_freq(clk_mgr, PPCLK_UCLK, in dcn32_set_hard_min_memclk()
1022 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, clk_mgr_base->bw_params->max_memclk_mhz); in dcn32_set_hard_max_memclk()
1036 dcn32_init_single_clock(clk_mgr, PPCLK_UCLK, in dcn32_get_memclk_states_from_smu()
1116 dcn30_smu_set_hard_max_by_freq(clk_mgr, PPCLK_UCLK, memclk_mhz); in dcn32_set_max_memclk()
[all …]
H A Ddcn32_smu13_driver_if.h10 PPCLK_UCLK, enumerator
H A Ddcn32_clk_mgr_smu_msg.c244 if (clk == PPCLK_UCLK) in dcn32_smu_wait_get_hard_min_status()
/linux-6.15/drivers/gpu/drm/amd/display/dc/clk_mgr/dcn401/
H A Ddcn401_clk_mgr.c86 case PPCLK_UCLK: in dcn401_is_ppclk_dpm_enabled()
127 case PPCLK_UCLK: in dcn401_is_ppclk_idle_dpm_enabled()
771 bool is_idle_dpm_enabled = dcn401_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_UCLK) && in dcn401_build_update_bandwidth_clocks_sequence()
773 dcn401_is_ppclk_idle_dpm_enabled(clk_mgr_internal, PPCLK_UCLK) && in dcn401_build_update_bandwidth_clocks_sequence()
882 if (dcn401_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_UCLK)) { in dcn401_build_update_bandwidth_clocks_sequence()
898 if (dcn401_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_UCLK)) { in dcn401_build_update_bandwidth_clocks_sequence()
999 block_sequence[num_steps].params.update_hardmin_params.ppclk = PPCLK_UCLK; in dcn401_build_update_bandwidth_clocks_sequence()
1009 dcn401_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_UCLK)) { in dcn401_build_update_bandwidth_clocks_sequence()
1057 if (dcn401_is_ppclk_dpm_enabled(clk_mgr_internal, PPCLK_UCLK)) { in dcn401_build_update_bandwidth_clocks_sequence()
1325 if (!clk_mgr->smu_present || !dcn401_is_ppclk_dpm_enabled(clk_mgr, PPCLK_UCLK)) in dcn401_set_hard_min_memclk()
[all …]
H A Ddcn401_smu14_driver_if.h13 PPCLK_UCLK, enumerator
H A Ddcn401_clk_mgr_smu_msg.c279 success &= dcn401_smu_wait_hard_min_status(clk_mgr, PPCLK_UCLK); in dcn401_smu_set_idle_uclk_fclk_hardmin()
301 success &= dcn401_smu_wait_hard_min_status(clk_mgr, PPCLK_UCLK); in dcn401_smu_set_active_uclk_fclk_hardmin()
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/inc/pmfw_if/
H A Dsmu13_driver_if_v13_0_6.h179 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_aldebaran.h247 PPCLK_UCLK, enumerator
H A Dsmu11_driver_if_arcturus.h369 PPCLK_UCLK, enumerator
H A Dsmu11_driver_if_navi10.h372 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_v13_0_7.h443 PPCLK_UCLK, enumerator
H A Dsmu13_driver_if_v13_0_0.h442 PPCLK_UCLK, enumerator
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu11/
H A Darcturus_ppt.c169 CLK_MAP(UCLK, PPCLK_UCLK),
170 CLK_MAP(MCLK, PPCLK_UCLK),
413 !driver_ppt->DpmDescriptor[PPCLK_UCLK].SnapToDiscrete; in arcturus_set_default_dpm_table()
659 *value = metrics->CurrClock[PPCLK_UCLK]; in arcturus_get_smu_metrics_data()
764 case PPCLK_UCLK: in arcturus_get_current_clk_freq_by_table()
976 (PPCLK_UCLK << 16) | (freq & 0xffff), in arcturus_upload_dpm_level()
1928 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in arcturus_get_gpu_metrics()
H A Dnavi10_ppt.c154 CLK_MAP(UCLK, PPCLK_UCLK),
155 CLK_MAP(MCLK, PPCLK_UCLK),
578 *value = metrics->CurrClock[PPCLK_UCLK]; in navi10_get_legacy_smu_metrics_data()
664 *value = metrics->CurrClock[PPCLK_UCLK]; in navi10_get_smu_metrics_data()
753 *value = metrics->CurrClock[PPCLK_UCLK]; in navi12_get_legacy_smu_metrics_data()
839 *value = metrics->CurrClock[PPCLK_UCLK]; in navi12_get_smu_metrics_data()
1018 !driver_ppt->DpmDescriptor[PPCLK_UCLK].SnapToDiscrete; in navi10_set_default_dpm_table()
1200 case PPCLK_UCLK: in navi10_get_current_clk_freq_by_table()
2995 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in navi10_get_legacy_gpu_metrics()
3222 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in navi10_get_gpu_metrics()
[all …]
H A Dsienna_cichlid_ppt.c169 CLK_MAP(UCLK, PPCLK_UCLK),
170 CLK_MAP(MCLK, PPCLK_UCLK),
789 *value = use_metrics_v3 ? metrics_v3->CurrClock[PPCLK_UCLK] : in sienna_cichlid_get_smu_metrics_data()
790 use_metrics_v2 ? metrics_v2->CurrClock[PPCLK_UCLK] : in sienna_cichlid_get_smu_metrics_data()
791 metrics->CurrClock[PPCLK_UCLK]; in sienna_cichlid_get_smu_metrics_data()
1008 !table_member[PPCLK_UCLK].SnapToDiscrete; in sienna_cichlid_set_default_dpm_table()
1212 case PPCLK_UCLK: in sienna_cichlid_get_current_clk_freq_by_table()
2062 num_discrete_levels = table_member1[PPCLK_UCLK].NumDiscreteLevels; in sienna_cichlid_get_uclk_dpm_states()
2800 gpu_metrics->current_uclk = use_metrics_v3 ? metrics_v3->CurrClock[PPCLK_UCLK] : in sienna_cichlid_get_gpu_metrics()
2801 use_metrics_v2 ? metrics_v2->CurrClock[PPCLK_UCLK] : metrics->CurrClock[PPCLK_UCLK]; in sienna_cichlid_get_gpu_metrics()
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu13/
H A Daldebaran_ppt.c162 CLK_MAP(UCLK, PPCLK_UCLK),
163 CLK_MAP(MCLK, PPCLK_UCLK),
632 *value = metrics->CurrClock[PPCLK_UCLK]; in aldebaran_get_smu_metrics_data()
735 case PPCLK_UCLK: in aldebaran_get_current_clk_freq_by_table()
958 (PPCLK_UCLK << 16) | (freq & 0xffff), in aldebaran_upload_dpm_level()
1755 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in aldebaran_get_gpu_metrics()
H A Dsmu_v13_0_7_ppt.c153 CLK_MAP(UCLK, PPCLK_UCLK),
154 CLK_MAP(MCLK, PPCLK_UCLK),
775 *value = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_7_get_smu_metrics_data()
1034 case PPCLK_UCLK: in smu_v13_0_7_get_current_clk_freq_by_table()
2161 gpu_metrics->current_uclk = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_7_get_gpu_metrics()
H A Dsmu_v13_0_0_ppt.c182 CLK_MAP(UCLK, PPCLK_UCLK),
183 CLK_MAP(MCLK, PPCLK_UCLK),
783 *value = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_0_get_smu_metrics_data()
1045 case PPCLK_UCLK: in smu_v13_0_0_get_current_clk_freq_by_table()
2175 gpu_metrics->current_uclk = metrics->CurrClock[PPCLK_UCLK]; in smu_v13_0_0_get_gpu_metrics()
/linux-6.15/drivers/gpu/drm/amd/pm/powerplay/hwmgr/
H A Dvega12_hwmgr.c682 ret = vega12_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_UCLK); in vega12_setup_default_dpm_tables()
1179 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega12_upload_dpm_min_level()
1187 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega12_upload_dpm_min_level()
1272 (PPCLK_UCLK << 16) | (max_freq & 0xffff), in vega12_upload_dpm_max_level()
1373 vega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, false) == 0, in vega12_dpm_get_mclk()
1378 vega12_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, true) == 0, in vega12_dpm_get_mclk()
1451 smum_send_msg_to_smc_with_parameter(hwmgr, PPSMC_MSG_GetDpmClockFreq, (PPCLK_UCLK << 16), in vega12_get_current_mclk_freq()
2535 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega12_set_uclk_to_highest_dpm_level()
2909 gpu_metrics->current_uclk = metrics.CurrClock[PPCLK_UCLK]; in vega12_get_gpu_metrics()
H A Dvega20_hwmgr.c623 ret = vega20_setup_single_dpm_table(hwmgr, dpm_table, PPCLK_UCLK); in vega20_setup_memclk_dpm_table()
1630 PPCLK_UCLK)) == 0, in vega20_init_max_sustainable_clocks()
1843 (PPCLK_UCLK << 16) | (min_freq & 0xffff), in vega20_upload_dpm_min_level()
1946 (PPCLK_UCLK << 16) | (max_freq & 0xffff), in vega20_upload_dpm_max_level()
2101 ret = vega20_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, false); in vega20_dpm_get_mclk()
2106 ret = vega20_get_clock_ranges(hwmgr, &mem_clk, PPCLK_UCLK, true); in vega20_dpm_get_mclk()
2233 PPCLK_UCLK, in vega20_read_sensor()
2382 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega20_notify_smc_display_config_after_ps_adjustment()
3402 ret = vega20_get_current_clk_freq(hwmgr, PPCLK_UCLK, &now); in vega20_print_clock_levels()
3601 (PPCLK_UCLK << 16) | dpm_table->dpm_state.hard_min_level, in vega20_set_uclk_to_highest_dpm_level()
[all …]
/linux-6.15/drivers/gpu/drm/amd/pm/swsmu/smu14/
H A Dsmu_v14_0_2_ppt.c146 CLK_MAP(UCLK, PPCLK_UCLK),
147 CLK_MAP(MCLK, PPCLK_UCLK),
710 *value = metrics->CurrClock[PPCLK_UCLK]; in smu_v14_0_2_get_smu_metrics_data()
965 case PPCLK_UCLK: in smu_v14_0_2_get_current_clk_freq_by_table()
2225 gpu_metrics->current_uclk = metrics->CurrClock[PPCLK_UCLK]; in smu_v14_0_2_get_gpu_metrics()
/linux-6.15/drivers/gpu/drm/amd/pm/powerplay/inc/vega12/
H A Dsmu9_driver_if.h224 PPCLK_UCLK, enumerator
/linux-6.15/drivers/gpu/drm/amd/pm/powerplay/inc/
H A Dsmu11_driver_if.h322 PPCLK_UCLK, enumerator

12