Home
last modified time | relevance | path

Searched refs:PLL_36XX_RATE (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/drivers/clk/samsung/
H A Dclk-exynos3250.c695 PLL_36XX_RATE(24 * MHZ, 800000000, 200, 3, 1, 0),
696 PLL_36XX_RATE(24 * MHZ, 288000000, 96, 2, 2, 0),
697 PLL_36XX_RATE(24 * MHZ, 192000000, 128, 2, 3, 0),
698 PLL_36XX_RATE(24 * MHZ, 144000000, 96, 2, 3, 0),
699 PLL_36XX_RATE(24 * MHZ, 96000000, 128, 2, 4, 0),
700 PLL_36XX_RATE(24 * MHZ, 84000000, 112, 2, 4, 0),
701 PLL_36XX_RATE(24 * MHZ, 80000003, 106, 2, 4, 43691),
702 PLL_36XX_RATE(24 * MHZ, 73728000, 98, 2, 4, 19923),
703 PLL_36XX_RATE(24 * MHZ, 67737598, 270, 3, 5, 62285),
704 PLL_36XX_RATE(24 * MHZ, 65535999, 174, 2, 5, 49982),
[all …]
H A Dclk-exynos5410.c228 PLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),
229 PLL_36XX_RATE(24 * MHZ, 333000000U, 111, 2, 2, 0),
230 PLL_36XX_RATE(24 * MHZ, 300000000U, 100, 2, 2, 0),
231 PLL_36XX_RATE(24 * MHZ, 266000000U, 266, 3, 3, 0),
232 PLL_36XX_RATE(24 * MHZ, 200000000U, 200, 3, 3, 0),
233 PLL_36XX_RATE(24 * MHZ, 192000000U, 192, 3, 3, 0),
234 PLL_36XX_RATE(24 * MHZ, 166000000U, 166, 3, 3, 0),
235 PLL_36XX_RATE(24 * MHZ, 133000000U, 266, 3, 4, 0),
236 PLL_36XX_RATE(24 * MHZ, 100000000U, 200, 3, 4, 0),
237 PLL_36XX_RATE(24 * MHZ, 66000000U, 176, 2, 5, 0),
H A Dclk-exynos5260.c71 PLL_36XX_RATE(24 * MHZ, 800000000, 200, 3, 1, 0),
72 PLL_36XX_RATE(24 * MHZ, 600000000, 100, 2, 1, 0),
73 PLL_36XX_RATE(24 * MHZ, 532000000, 266, 3, 2, 0),
74 PLL_36XX_RATE(24 * MHZ, 480000000, 160, 2, 2, 0),
75 PLL_36XX_RATE(24 * MHZ, 432000000, 144, 2, 2, 0),
76 PLL_36XX_RATE(24 * MHZ, 400000000, 200, 3, 2, 0),
78 PLL_36XX_RATE(24 * MHZ, 333000000, 111, 2, 2, 0),
79 PLL_36XX_RATE(24 * MHZ, 300000000, 100, 2, 2, 0),
80 PLL_36XX_RATE(24 * MHZ, 266000000, 266, 3, 3, 0),
81 PLL_36XX_RATE(24 * MHZ, 200000000, 200, 3, 3, 0),
[all …]
H A Dclk-exynos5250.c695 PLL_36XX_RATE(24 * MHZ, 266000000, 266, 3, 3, 0),
697 PLL_36XX_RATE(24 * MHZ, 70500000, 94, 2, 4, 0),
704 PLL_36XX_RATE(24 * MHZ, 192000000, 64, 2, 2, 0),
705 PLL_36XX_RATE(24 * MHZ, 180633605, 90, 3, 2, 20762),
706 PLL_36XX_RATE(24 * MHZ, 180000000, 90, 3, 2, 0),
707 PLL_36XX_RATE(24 * MHZ, 73728000, 98, 2, 4, 19923),
708 PLL_36XX_RATE(24 * MHZ, 67737602, 90, 2, 4, 20762),
709 PLL_36XX_RATE(24 * MHZ, 49152000, 98, 3, 4, 19923),
710 PLL_36XX_RATE(24 * MHZ, 45158401, 90, 3, 4, 20762),
711 PLL_36XX_RATE(24 * MHZ, 32768001, 131, 3, 5, 4719),
H A Dclk-exynos5420.c1437 PLL_36XX_RATE(24 * MHZ, 600000000U, 100, 2, 1, 0),
1438 PLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),
1440 PLL_36XX_RATE(24 * MHZ, 361267218U, 301, 5, 2, 3671),
1441 PLL_36XX_RATE(24 * MHZ, 200000000U, 200, 3, 3, 0),
1443 PLL_36XX_RATE(24 * MHZ, 180633609U, 301, 5, 3, 3671),
1444 PLL_36XX_RATE(24 * MHZ, 131072006U, 131, 3, 3, 4719),
1445 PLL_36XX_RATE(24 * MHZ, 100000000U, 200, 3, 4, 0),
1446 PLL_36XX_RATE(24 * MHZ, 73728000U, 98, 2, 4, 19923),
1447 PLL_36XX_RATE(24 * MHZ, 67737602U, 90, 2, 4, 20762),
1448 PLL_36XX_RATE(24 * MHZ, 65536003U, 131, 3, 4, 4719),
[all …]
H A Dclk-exynos4.c1130 PLL_36XX_RATE(24 * MHZ, 192000000, 48, 3, 1, 0),
1131 PLL_36XX_RATE(24 * MHZ, 180633605, 45, 3, 1, 10381),
1132 PLL_36XX_RATE(24 * MHZ, 180000000, 45, 3, 1, 0),
1133 PLL_36XX_RATE(24 * MHZ, 73727996, 73, 3, 3, 47710),
1134 PLL_36XX_RATE(24 * MHZ, 67737602, 90, 4, 3, 20762),
1135 PLL_36XX_RATE(24 * MHZ, 49151992, 49, 3, 3, 9961),
1136 PLL_36XX_RATE(24 * MHZ, 45158401, 45, 3, 3, 10381),
1141 PLL_36XX_RATE(24 * MHZ, 533000000, 133, 3, 1, 16384),
1142 PLL_36XX_RATE(24 * MHZ, 440000000, 110, 3, 1, 0),
1143 PLL_36XX_RATE(24 * MHZ, 350000000, 175, 3, 2, 0),
[all …]
H A Dclk-pll.h68 #define PLL_36XX_RATE(_fin, _rate, _m, _p, _s, _k) \ macro
H A Dclk-exynos5433.c789 PLL_36XX_RATE(24 * MHZ, 400000000U, 200, 3, 2, 0),
790 PLL_36XX_RATE(24 * MHZ, 393216003U, 197, 3, 2, -25690),
791 PLL_36XX_RATE(24 * MHZ, 384000000U, 128, 2, 2, 0),
792 PLL_36XX_RATE(24 * MHZ, 368639991U, 246, 4, 2, -15729),
793 PLL_36XX_RATE(24 * MHZ, 361507202U, 181, 3, 2, -16148),
794 PLL_36XX_RATE(24 * MHZ, 338687988U, 113, 2, 2, -6816),
795 PLL_36XX_RATE(24 * MHZ, 294912002U, 98, 1, 3, 19923),
796 PLL_36XX_RATE(24 * MHZ, 288000000U, 96, 1, 3, 0),
797 PLL_36XX_RATE(24 * MHZ, 252000000U, 84, 1, 3, 0),
798 PLL_36XX_RATE(24 * MHZ, 196608001U, 197, 3, 3, -25690),
H A Dclk-exynos7.c138 PLL_36XX_RATE(24 * MHZ, 491519897, 20, 1, 0, 31457),