Home
last modified time | relevance | path

Searched refs:PLANE_CURSOR (Results 1 – 16 of 16) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Di9xx_wm.c310 fifo_state->plane[PLANE_CURSOR] = 63; in vlv_get_fifo_size()
936 case PLANE_CURSOR: in g4x_plane_fifo_size()
995 if (plane->id == PLANE_CURSOR) { in g4x_compute_wm()
1216 wm_state->sr.cursor = raw->plane[PLANE_CURSOR]; in _g4x_compute_pipe_wm()
1525 if (plane->id == PLANE_CURSOR) { in vlv_compute_wm_level()
1600 fifo_state->plane[PLANE_CURSOR] = 63; in vlv_compute_fifo()
1830 if (dirty & ~BIT(PLANE_CURSOR)) { in vlv_compute_pipe_wm()
3697 wm->ddl[pipe].plane[PLANE_CURSOR] = in vlv_read_wm_values()
3810 raw->plane[PLANE_CURSOR] = active->sr.cursor; in g4x_wm_get_hw_state()
3840 wm->pipe[pipe].plane[PLANE_CURSOR], in g4x_wm_get_hw_state()
[all …]
H A Dintel_dpt_common.c22 if (plane_id == PLANE_CURSOR) in intel_dpt_configure()
H A Dintel_display_irq.c746 { .fault = ERR_INT_CURSOR_A_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
749 { .fault = ERR_INT_CURSOR_B_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
752 { .fault = ERR_INT_CURSOR_C_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
868 { .fault = GTT_FAULT_CURSOR_A_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
869 { .fault = GTT_FAULT_CURSOR_B_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
1138 { .fault = GEN9_PIPE_CURSOR_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
1151 { .fault = GEN9_PIPE_CURSOR_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
1163 { .fault = GEN9_PIPE_CURSOR_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
1172 { .fault = GEN9_PIPE_CURSOR_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
1179 { .fault = GEN8_PIPE_CURSOR_FAULT, .handle = handle_plane_fault, .plane_id = PLANE_CURSOR, },
[all …]
H A Dintel_display_limits.h82 PLANE_CURSOR, enumerator
H A Dhsw_ips.c32 !(crtc_state->active_planes & ~BIT(PLANE_CURSOR))); in hsw_ips_enable()
258 if (!(crtc_state->active_planes & ~BIT(PLANE_CURSOR))) in hsw_ips_compute_config()
H A Dintel_atomic_plane.c173 return plane->id == PLANE_CURSOR && in intel_plane_needs_physical()
244 if (plane->id == PLANE_CURSOR) in intel_plane_relative_data_rate()
472 if (plane->id == PLANE_CURSOR) in i9xx_must_disable_cxsr()
511 if (plane->id == PLANE_CURSOR) in ilk_must_disable_cxsr()
571 if (DISPLAY_VER(display) >= 9 && plane->id != PLANE_CURSOR) { in intel_plane_atomic_calc_changes()
1555 old_active_planes = old_crtc_state->active_planes & ~BIT(PLANE_CURSOR); in intel_atomic_check_planes()
1556 new_active_planes = new_crtc_state->active_planes & ~BIT(PLANE_CURSOR); in intel_atomic_check_planes()
H A Dskl_watermark.c811 if (plane_id == PLANE_CURSOR) { in skl_ddb_get_hw_plane_state()
1425 if (plane_id == PLANE_CURSOR) in skl_total_relative_data_rate()
1579 skl_ddb_entry_init(&crtc_state->wm.skl.plane_ddb[PLANE_CURSOR], in skl_crtc_allocate_plane_ddb()
1594 if (plane_id == PLANE_CURSOR) { in skl_crtc_allocate_plane_ddb()
1645 if (plane_id == PLANE_CURSOR) in skl_crtc_allocate_plane_ddb()
3116 if (plane_id != PLANE_CURSOR) in skl_pipe_wm_get_hw_state()
3124 if (plane_id != PLANE_CURSOR) in skl_pipe_wm_get_hw_state()
3132 if (plane_id != PLANE_CURSOR) in skl_pipe_wm_get_hw_state()
3139 if (plane_id != PLANE_CURSOR) in skl_pipe_wm_get_hw_state()
4006 hw_ddb_entry = &hw->ddb[PLANE_CURSOR]; in intel_wm_state_verify()
[all …]
H A Dintel_wm.c134 if (plane->id == PLANE_CURSOR) in intel_wm_plane_visible()
H A Dintel_bw.c782 return hweight8(crtc_state->active_planes & ~BIT(PLANE_CURSOR)); in intel_bw_crtc_num_active_planes()
797 if (plane_id == PLANE_CURSOR) in intel_bw_crtc_data_rate()
1199 if (plane_id == PLANE_CURSOR) in skl_crtc_calc_dbuf_bw()
H A Dintel_sprite.c182 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in vlv_plane_ratio()
489 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in ivb_plane_ratio()
603 u8 active_planes = crtc_state->active_planes & ~BIT(PLANE_CURSOR); in hsw_plane_ratio()
H A Dintel_display_trace.h290 __entry->cursor = wm->pipe[crtc->pipe].plane[PLANE_CURSOR];
340 __entry->cursor = wm->pipe[crtc->pipe].plane[PLANE_CURSOR];
H A Dintel_cursor.c1025 cursor->id = PLANE_CURSOR; in intel_cursor_plane_create()
H A Dintel_display_debugfs.c679 entry = &crtc_state->wm.skl.plane_ddb[PLANE_CURSOR]; in i915_ddb_info()
H A Dintel_fb.c1246 if (plane->id == PLANE_CURSOR) in intel_plane_can_remap()
H A Dintel_display.c201 ~(icl_hdr_plane_mask() | BIT(PLANE_CURSOR))) == 0; in is_hdr_mode()
683 if ((crtc_state->active_planes & ~BIT(PLANE_CURSOR)) == 0 && in intel_plane_disable_noatomic()
861 crtc_state->active_planes & BIT(PLANE_CURSOR) && in needs_cursorclk_wa()
H A Dintel_psr.c2517 if (plane->id != PLANE_CURSOR) in intel_psr2_sel_fetch_et_alignment()