| /linux-6.15/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 68 #define PCLK_SPI0 53 macro
|
| H A D | exynos7-clk.h | 104 #define PCLK_SPI0 12 macro
|
| H A D | rk3188-cru-common.h | 80 #define PCLK_SPI0 328 macro
|
| H A D | rk3128-cru.h | 107 #define PCLK_SPI0 338 macro
|
| H A D | rk3228-cru.h | 106 #define PCLK_SPI0 338 macro
|
| H A D | rk3308-cru.h | 186 #define PCLK_SPI0 207 macro
|
| H A D | rk3288-cru.h | 130 #define PCLK_SPI0 338 macro
|
| H A D | rk3368-cru.h | 122 #define PCLK_SPI0 338 macro
|
| H A D | px30-cru.h | 164 #define PCLK_SPI0 341 macro
|
| H A D | rockchip,rk3528-cru.h | 237 #define PCLK_SPI0 225 macro
|
| H A D | rockchip,rk3576-cru.h | 169 #define PCLK_SPI0 151 macro
|
| H A D | rockchip,rv1126-cru.h | 50 #define PCLK_SPI0 37 macro
|
| H A D | rk3399-cru.h | 242 #define PCLK_SPI0 347 macro
|
| H A D | rockchip,rk3588-cru.h | 161 #define PCLK_SPI0 146 macro
|
| H A D | rk3568-cru.h | 401 #define PCLK_SPI0 337 macro
|
| /linux-6.15/drivers/clk/samsung/ |
| H A D | clk-s3c64xx.c | 223 GATE_BUS(PCLK_SPI0, "pclk_spi0", "pclk", PCLK_GATE, 21),
333 ALIAS(PCLK_SPI0, "s3c6410-spi.0", "spi"),
355 ALIAS(PCLK_SPI0, "s3c6410-spi.0", "spi_busclk0"),
|
| H A D | clk-exynos7.c | 760 GATE(PCLK_SPI0, "pclk_spi0", "mout_aclk_peric1_66_user",
|
| /linux-6.15/Documentation/devicetree/bindings/spi/ |
| H A D | spi-rockchip.yaml | 108 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|
| /linux-6.15/drivers/clk/rockchip/ |
| H A D | clk-rk3128.c | 501 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 12, GFLAGS),
|
| H A D | clk-rk3228.c | 607 GATE(PCLK_SPI0, "pclk_spi0", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 6, GFLAGS),
|
| H A D | clk-rk3188.c | 520 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 12, GFLAGS),
|
| H A D | clk-rk3368.c | 802 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK3368_CLKGATE_CON(19), 4, GFLAGS),
|
| H A D | clk-rk3288.c | 735 GATE(PCLK_SPI0, "pclk_spi0", "pclk_peri", 0, RK3288_CLKGATE_CON(6), 4, GFLAGS),
|
| H A D | clk-px30.c | 858 GATE(PCLK_SPI0, "pclk_spi0", "pclk_bus_pre", 0, PX30_CLKGATE_CON(15), 1, GFLAGS),
|
| /linux-6.15/arch/arm/boot/dts/rockchip/ |
| H A D | rk3xxx.dtsi | 454 clocks = <&cru SCLK_SPI0>, <&cru PCLK_SPI0>;
|