| /linux-6.15/Documentation/devicetree/bindings/iio/temperature/ |
| H A D | ti,tmp117.yaml | 7 title: TI TMP117 - Digital temperature sensor with integrated NV memory 10 TI TMP116/117 - Digital temperature sensor with integrated NV memory that
|
| /linux-6.15/Documentation/firmware-guide/acpi/ |
| H A D | chromeos-acpi-device.rst | 270 NV Storage Block Offset //DWORD 271 NV Storage Block Size //DWORD 282 * - NV Storage Block Offset 288 * - NV Storage Block Size
|
| /linux-6.15/arch/arm/boot/dts/marvell/ |
| H A D | kirkwood-netgear_readynas_nv+_v2.dts | 3 * Device Tree file for NETGEAR ReadyNAS NV+ v2 14 model = "NETGEAR ReadyNAS NV+ v2";
|
| /linux-6.15/drivers/net/hamradio/ |
| H A D | z8530.h | 108 #define NV 2 /* No Vector */ macro
|
| /linux-6.15/drivers/tty/serial/ |
| H A D | zs.h | 162 #define NV 2 /* No Vector */ macro
|
| H A D | ip22zilog.h | 144 #define NV 2 /* No Vector */ macro
|
| H A D | sunzilog.h | 145 #define NV 2 /* No Vector */ macro
|
| H A D | pmac_zilog.h | 227 #define NV 2 /* No Vector */ macro
|
| H A D | pmac_zilog.c | 756 write_zsreg(uap, 9, (ZS_IS_CHANNEL_A(uap) ? CHRA : CHRB) | NV); in pmz_fix_zero_bug_scc() 762 write_zsreg(uap, 9, NV); /* Didn't we already do this? */ in pmz_fix_zero_bug_scc() 778 write_zsreg(uap, 9, NV); in pmz_fix_zero_bug_scc() 836 uap->curregs[R9] |= NV | MIE; in __pmz_startup()
|
| H A D | sunzilog.c | 1350 up->curregs[R9] = NV; in sunzilog_init_hw() 1366 up->curregs[R9] = NV; in sunzilog_init_hw()
|
| H A D | ip22zilog.c | 1140 up->curregs[R9] = NV | MIE; in ip22zilog_prepare()
|
| H A D | zs.c | 116 MIE | DLC | NV, /* write 9 */
|
| /linux-6.15/drivers/video/fbdev/riva/ |
| H A D | nvreg.h | 40 #define DEVICE_BASE(device) (0?NV##_##device) 41 #define DEVICE_SIZE(device) ((1?NV##_##device) - DEVICE_BASE(device)+1)
|
| /linux-6.15/drivers/staging/nvec/ |
| H A D | Kconfig | 3 tristate "NV Tegra Embedded Controller SMBus Interface"
|
| /linux-6.15/Documentation/devicetree/bindings/timer/ |
| H A D | nvidia,tegra186-timer.yaml | 14 counter. Each NV timer selects its timing reference signal from the 1 MHz
|
| /linux-6.15/drivers/iio/temperature/ |
| H A D | Kconfig | 114 tristate "TMP117 Digital temperature sensor with integrated NV memory" 118 TMP117 Digital temperature sensor with integrated NV memory.
|
| /linux-6.15/Documentation/devicetree/bindings/soc/qcom/ |
| H A D | qcom,wcnss.yaml | 25 Relative firmware image path for the WLAN NV blob.
|
| /linux-6.15/drivers/mtd/devices/ |
| H A D | Kconfig | 41 tristate "DEC MS02-NV NVRAM module support" 44 This is an MTD driver for the DEC's MS02-NV (54-20948-01) battery
|
| /linux-6.15/Documentation/devicetree/bindings/display/panel/ |
| H A D | panel-edp-legacy.yaml | 55 # King & Display KD116N21-30NV-A010 eDP TFT LCD panel
|
| /linux-6.15/Documentation/arch/x86/ |
| H A D | intel_txt.rst | 112 tboot then verifies certain aspects of the environment (e.g. TPM NV 129 - This policy is rooted in TPM NV and is described in the tboot
|
| /linux-6.15/drivers/net/ethernet/apm/xgene/ |
| H A D | xgene_enet_main.c | 540 raw_desc->m0 = cpu_to_le64(SET_VAL(LL, ll) | SET_VAL(NV, nv) | in xgene_enet_setup_tx_desc() 621 (!GET_VAL(NV, le64_to_cpu(raw_desc->m0)))) in xgene_enet_free_pagepool() 701 nv = GET_VAL(NV, le64_to_cpu(raw_desc->m0)); in xgene_enet_rx_frame() 804 if (GET_BIT(NV, le64_to_cpu(raw_desc->m0))) { in xgene_enet_process_ring()
|
| /linux-6.15/drivers/pinctrl/tegra/ |
| H A D | pinctrl-tegra234.c | 1746 PINGROUP(soc_gpio29_pq2, RSVD0, NV, RSVD2, RSVD3, 0x0050, 0, Y, 5, 7, 6, 8, -1, 10, 12), 1796 PINGROUP(soc_gpio60_pac7, RSVD0, I2S8, NV, IGPU, 0x18038, 0, Y, -1, 7, 6, 8, -1, 10, 12),
|
| /linux-6.15/net/ipv4/ |
| H A D | Kconfig | 559 tristate "TCP NV" 562 TCP NV is a follow up to TCP Vegas. It has been modified to deal with
|
| /linux-6.15/Documentation/virt/kvm/x86/ |
| H A D | amd-memory-encryption.rst | 597 storage or the OS can manage the NV storage for the firmware using
|
| /linux-6.15/Documentation/arch/m68k/ |
| H A D | kernel-options.rst | 642 be unique. Default: determined at run time: If the NV-RAM checksum 643 is valid, and bit 7 in byte 30 of the NV-RAM is set, the lower 3
|