| /linux-6.15/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3588-jaguar-pre-ict-tester.dtso | 81 * LOW. The signal shall not read HIGH in the event
91 * the SoC default for this pin) so that LOW is read if
103 * LOW. This is an issue if GPIO3_B2 isn't properly
105 * default bias is pull-down therefore being LOW. So
109 * soldering reports LOW.
125 * on GPIO3_C6 or VCC_1V8_S0_1 reports LOW but proper
134 * the SoC default for this pin) so that LOW is read if
144 * the SoC default for this pin) so that LOW is read if
154 * the SoC default for this pin) so that LOW is read if
164 * the SoC default for this pin) so that LOW is read if
|
| H A D | rk3368-evb.dtsi | 225 rockchip,hw-tshut-polarity = <0>; /* tshut polarity 0:LOW 1:HIGH */
|
| /linux-6.15/Documentation/devicetree/bindings/regulator/ |
| H A D | gpio-regulator.yaml | 46 0: LOW
48 Default is LOW if nothing else is specified.
73 active LOW.
|
| H A D | fcs,fan53555.yaml | 47 description: Voltage Select. When this pin is LOW, VOUT is set by the
|
| H A D | maxim,max8973.yaml | 40 1 for HIGH and 0 for LOW.
|
| /linux-6.15/lib/ |
| H A D | test_dynamic_debug.c | 78 enum cat_disjoint_names { LOW = 11, MID, HI }; enumerator
105 prdbg(LOW); in do_cats()
|
| /linux-6.15/Documentation/devicetree/bindings/media/i2c/ |
| H A D | ov7670.txt | 13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
14 - vsync-active: active state of the VSYNC signal, 0/1 for LOW/HIGH respectively.
|
| /linux-6.15/tools/power/cpupower/bench/ |
| H A D | example.cfg | 4 priority = LOW
|
| /linux-6.15/Documentation/devicetree/bindings/sound/ |
| H A D | cs35l34.txt | 35 0x0 (Default) = Selected by AD0 input (if AD0 = LOW, use left channel),
37 0x1 = Selected by the inversion of the AD0 input (if AD0 = LOW, use right
|
| /linux-6.15/arch/arm64/boot/dts/renesas/ |
| H A D | hihope-rzg2-ex-lvds.dtsi | 20 * When GP1_20 is LOW LVDS0 is connected to the LVDS connector
|
| /linux-6.15/Documentation/devicetree/bindings/iio/dac/ |
| H A D | adi,ad8460.yaml | 96 or sleep mode, pulse SDN_RESET HIGH, then leave LOW.
101 LOW and then HIGH to reset all digital registers to default
|
| /linux-6.15/arch/arm64/boot/dts/freescale/ |
| H A D | imx8x-colibri-iris-v2.dtsi | 32 /* 6B/8B mode. Select LOW - 8B mode (24bit) */
|
| /linux-6.15/include/linux/mfd/ |
| H A D | tps65010.h | 123 #define LOW 0 macro
|
| /linux-6.15/Documentation/devicetree/bindings/mfd/ |
| H A D | max77620.txt | 54 When FPS event cleared (set to LOW), regulators, GPIOs and 32KHz
99 event cleared (set to LOW) whether it
125 control) then, GPIO1/nRST_IO goes LOW.
|
| /linux-6.15/arch/arm/boot/dts/rockchip/ |
| H A D | rk3228-evb.dts | 67 rockchip,hw-tshut-polarity = <1>; /* tshut polarity 0:LOW 1:HIGH */
|
| /linux-6.15/drivers/s390/crypto/ |
| H A D | zcrypt_msgtype6.h | 106 #define LOW 10 macro
|
| /linux-6.15/Documentation/devicetree/bindings/mtd/ |
| H A D | jedec,spi-nor.yaml | 83 the SRWD bit is set to 1, and the WP# signal is either driven LOW or hard
84 strapped to LOW, the status register nonvolatile bits become read-only and
|
| /linux-6.15/arch/arm/boot/dts/amlogic/ |
| H A D | meson8b-ec100.dts | 65 * GPIOAO_7 (power LED, which has to go LOW as well).
77 * Needs to go LOW (together with the poweroff GPIO)
80 * the output to LOW signals the EC to start a
|
| /linux-6.15/Documentation/userspace-api/media/cec/ |
| H A D | cec-ioc-dqevent.rst | 153 * .. _`CEC-EVENT-PIN-CEC-LOW`:
167 * .. _`CEC-EVENT-PIN-HPD-LOW`:
185 * .. _`CEC-EVENT-PIN-5V-LOW`:
|
| /linux-6.15/Documentation/devicetree/bindings/media/ |
| H A D | video-interfaces.yaml | 118 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
124 Active state of the VSYNC signal, 0/1 for LOW/HIGH respectively. Note,
157 Active state of Sync-on-green (SoG) signal, 0/1 for LOW/HIGH respectively.
|
| /linux-6.15/Documentation/devicetree/bindings/thermal/ |
| H A D | rockchip-thermal.yaml | 70 description: The hardware-controlled active polarity 0:LOW 1:HIGH.
|
| /linux-6.15/Documentation/devicetree/bindings/net/bluetooth/ |
| H A D | mediatek,bluetooth.txt | 30 - boot-gpios: GPIO same to the pin as UART RXD and used to keep LOW when
|
| /linux-6.15/Documentation/devicetree/bindings/arm/ |
| H A D | atmel-sysregs.txt | 65 parameters such as GPIO_ACTIVE_HIGH/LOW.
|
| /linux-6.15/Documentation/devicetree/bindings/iio/adc/ |
| H A D | adi,ad7191.yaml | 38 is tied LOW to use the internal 4.92MHz clock.
|
| /linux-6.15/Documentation/iio/ |
| H A D | ad7191.rst | 66 - When CLKSEL pin is tied LOW: Uses internal 4.92MHz clock (no clock property
|