Home
last modified time | relevance | path

Searched refs:LOONGARCH_CSR_PGDL (Results 1 – 9 of 9) sorted by relevance

/linux-6.15/arch/loongarch/power/
H A Dsuspend.c34 saved_regs.pgd = csr_read64(LOONGARCH_CSR_PGDL); in loongarch_common_suspend()
53 csr_write64(saved_regs.pgd, LOONGARCH_CSR_PGDL); in loongarch_common_resume()
/linux-6.15/arch/loongarch/kvm/
H A Dswitch.S65 csrwr t0, LOONGARCH_CSR_PGDL
143 csrwr t0, LOONGARCH_CSR_PGDL
H A Dmain.c65 set_gcsr_hw_flag(LOONGARCH_CSR_PGDL); in kvm_init_gcsr_flag()
H A Dvcpu.c1622 kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_PGDL); in _kvm_vcpu_load()
1708 kvm_save_hw_gcsr(csr, LOONGARCH_CSR_PGDL); in _kvm_vcpu_put()
/linux-6.15/arch/loongarch/include/asm/
H A Dkvm_csr.h71 #define read_gcsr_pgdl() gcsr_read(LOONGARCH_CSR_PGDL)
72 #define write_gcsr_pgdl(val) gcsr_write(val, LOONGARCH_CSR_PGDL)
H A Dmmu_context.h83 : [asid_reg] "i" (LOONGARCH_CSR_ASID), [pgdl_reg] "i" (LOONGARCH_CSR_PGDL) in atomic_update_pgd_asid()
H A Dloongarch.h358 #define LOONGARCH_CSR_PGDL 0x19 /* Page table base address when VA[VALEN-1] = 0 */ macro
/linux-6.15/arch/loongarch/mm/
H A Dtlbex.S59 csrrd t1, LOONGARCH_CSR_PGDL
215 csrrd t1, LOONGARCH_CSR_PGDL
374 csrrd t1, LOONGARCH_CSR_PGDL
H A Dtlb.c235 csr_write64((long)invalid_pg_dir, LOONGARCH_CSR_PGDL); in setup_ptwalker()