Home
last modified time | relevance | path

Searched refs:LITTLE (Results 1 – 25 of 29) sorted by relevance

12

/linux-6.15/arch/arm/boot/dts/samsung/
H A Dexynos5420-cpus.dtsi15 * booting cluster (big or LITTLE) is chosen by IROM code by reading
17 * from the LITTLE: Cortex-A7.
H A Dexynos5422-cpus.dtsi14 * booting cluster (big or LITTLE) is chosen by IROM code by reading
16 * from the LITTLE: Cortex-A7.
H A Dexynos5422-odroidhc1.dts73 * 7 steps for LITTLE).
H A Dexynos5420-arndale-octa.dts119 * and 800 MHz LITTLE (5 steps).
135 * big (11 steps) and 600 MHz LITTLE (7 steps).
H A Dexynos5422-odroidxu3-common.dtsi124 * 8 steps for LITTLE).
/linux-6.15/drivers/i2c/busses/
H A Di2c-xiic.c47 LITTLE, enumerator
284 if (i2c->endianness == LITTLE) in xiic_setreg8()
294 if (i2c->endianness == LITTLE) in xiic_getreg8()
303 if (i2c->endianness == LITTLE) in xiic_setreg16()
311 if (i2c->endianness == LITTLE) in xiic_setreg32()
321 if (i2c->endianness == LITTLE) in xiic_getreg32()
1504 i2c->endianness = LITTLE; in xiic_i2c_probe()
/linux-6.15/drivers/cpuidle/
H A DKconfig.arm47 bool "Support for ARM big.LITTLE processors"
54 Select this option to enable CPU idle driver for big.LITTLE based
/linux-6.15/Documentation/devicetree/bindings/arm/
H A Darm,vexpress-juno.yaml71 CPU cores and 3 Cortex A7 cores in a big.LITTLE MPCore configuration
83 V2M-Juno) was introduced as a vehicle for evaluating big.LITTLE on
85 cores in a big.LITTLE configuration. It also features the MALI T624
/linux-6.15/Documentation/scheduler/
H A Dsched-capacity.rst27 Arm big.LITTLE systems are an example of both. The big CPUs are more
28 performance-oriented than the LITTLE ones (more pipeline stages, bigger caches,
29 smarter predictors, etc), and can usually reach higher OPPs than the LITTLE ones
70 To draw the parallel with Arm big.LITTLE, CPU0 would be a big while CPU1 would
71 be a LITTLE.
H A Dschedutil.rst49 for 50% at 2GHz, nor is running 50% on a LITTLE CPU the same as running 50% on
/linux-6.15/Documentation/translations/zh_CN/scheduler/
H A Dsched-energy.rst26 EAS只在异构CPU拓扑结构（如Arm大小核，big.LITTLE）上运行。因为在这种情况下，
H A Dsched-capacity.rst36 Arm大小核（big.LITTLE）系统是同时具有两种差异的一个例子。相较小核，大核面向性能（拥有更多的
/linux-6.15/arch/arm64/boot/dts/apple/
H A Dt8010.dtsi56 * Apple Fusion Architecture: Hardware big.LITTLE switcher
H A Dt8011.dtsi66 * Apple Fusion Architecture: Hardwired big.LITTLE switcher
H A Dt8012.dtsi56 * Apple Fusion Architecture: Hardware big.LITTLE switcher
/linux-6.15/Documentation/dev-tools/
H A Dgpio-sloppy-logic-analyzer.rst69 core in a big.LITTLE setup. Because CPU1 is the default, we don't need a
/linux-6.15/Documentation/devicetree/bindings/cpu/
H A Dcpu-capacity.txt20 (e.g., ARM big.LITTLE systems) or maximum frequency at which CPUs can run
/linux-6.15/arch/arm/
H A DKconfig990 for (multi-)cluster based systems, such as big.LITTLE based
1003 bool "big.LITTLE support (Experimental)"
1007 This option enables support selections for the big.LITTLE
1011 bool "big.LITTLE switcher support"
1015 The big.LITTLE "switcher" provides the core functionality to
1017 and a cluster of A7's in a big.LITTLE system.
1020 tristate "Simple big.LITTLE switcher user interface"
1024 the big.LITTLE switcher core code. It is meant for
/linux-6.15/arch/arm/mach-versatile/
H A DKconfig298 with a TC2 (A15x2 A7x3) big.LITTLE core tile.
/linux-6.15/Documentation/arch/arm/
H A Dvlocks.rst194 use in ARM-based big.LITTLE platforms, with review and input gratefully
/linux-6.15/Documentation/arch/arm64/
H A Dasymmetric-32bit.rst15 Some Armv9 SoCs suffer from a big.LITTLE misfeature where only a subset
H A Dperf.rst138 On heterogeneous systems such as big.LITTLE, userspace PMU counter access can
/linux-6.15/drivers/cpufreq/
H A DKconfig.arm74 big.LITTLE platforms using SPC for power management.
/linux-6.15/arch/arm64/boot/dts/qcom/
H A Dmsm8939.dtsi171 * MSM8939 has a big.LITTLE heterogeneous computing architecture,
173 * LITTLE cluster runs at 1.0-1.2GHz, and the big cluster runs
182 /* LITTLE (efficiency) cluster */
/linux-6.15/arch/arm/mm/
H A DKconfig805 Some big.LITTLE systems have I-Cache line size mismatch between
806 LITTLE and big cores. Say Y here to enable a workaround for

12