Home
last modified time | relevance | path

Searched refs:Interlace (Results 1 – 23 of 23) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/display/
H A Damlogic,meson-vpu.yaml50 - ENCI : Interlace Video encoder for CVBS and Interlace HDMI
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h482 bool Interlace,
618 bool Interlace[],
1014 bool Interlace[],
H A Ddisplay_mode_vba_32.c437 …ermarksAndPerformanceCalculation.SurfaceParameters[k].InterlaceEnable = mode_lib->vba.Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
696 v->MaxVStartupLines[k] = ((mode_lib->vba.Interlace[k] && in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
774 …hParametersWatermarksAndPerformanceCalculation.myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1439 isInterlaceTiming = (mode_lib->vba.Interlace[k] && in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1533 mode_lib->vba.Interlace, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1597 mode_lib->vba.Interlace, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2357 == dm_420 && mode_lib->vba.Interlace[k] == 1 && in dml32_ModeSupportAndSystemConfigurationFull()
2730 …deSupportAndSystemConfigurationFull.SurfParameters[k].InterlaceEnable = mode_lib->vba.Interlace[k]; in dml32_ModeSupportAndSystemConfigurationFull()
2962 mode_lib->vba.MaximumVStartup[i][j][k] = ((mode_lib->vba.Interlace[k] && in dml32_ModeSupportAndSystemConfigurationFull()
3083 mode_lib->vba.Interlace, in dml32_ModeSupportAndSystemConfigurationFull()
[all …]
H A Ddisplay_mode_vba_util_32.c2537 bool Interlace, in dml32_CalculatePrefetchSourceLines() argument
2568 *VInitPreFill = dml_floor((VRatio + (double) VTaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in dml32_CalculatePrefetchSourceLines()
2952 bool Interlace[], in dml32_UseMinimumDCFCLK()
3099 Interlace[k], in dml32_UseMinimumDCFCLK()
5608 bool Interlace[], in dml32_CalculateStutterEfficiency() argument
5862 bool isInterlaceTiming = Interlace[k] && !ProgressiveToInterlaceUnitInOPP; in dml32_CalculateStutterEfficiency()
/linux-6.15/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,exynos5-dp.yaml54 Interlace scan mode. Progressive if defined, interlaced if not defined.
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c201 bool Interlace,
502 bool Interlace[],
673 bool Interlace,
1753 bool Interlace, argument
2373 v->Interlace[k],
2430 v->Interlace[k],
2567 v->Interlace[k],
3243 v->Interlace,
4943 v->Interlace[k],
6408 bool Interlace[], argument
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20v2.c85 bool Interlace,
150 bool Interlace,
492 bool Interlace, in CalculateDelayAfterScaler()
873 bool Interlace, in CalculatePrefetchSourceLines() argument
1930 mode_lib->vba.Interlace[k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1972 mode_lib->vba.Interlace[k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2174 mode_lib->vba.Interlace[k], in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4293 && mode_lib->vba.Interlace[k] == true in dml20v2_ModeSupportAndSystemConfigurationFull()
4649 mode_lib->vba.Interlace[k], in dml20v2_ModeSupportAndSystemConfigurationFull()
4688 mode_lib->vba.Interlace[k], in dml20v2_ModeSupportAndSystemConfigurationFull()
[all …]
H A Ddisplay_mode_vba_20.c126 bool Interlace,
813 bool Interlace, in CalculatePrefetchSourceLines() argument
825 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
1894 mode_lib->vba.Interlace[k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1936 mode_lib->vba.Interlace[k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2140 mode_lib->vba.Interlace[k], in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4172 && mode_lib->vba.Interlace[k] == true in dml20_ModeSupportAndSystemConfigurationFull()
4527 mode_lib->vba.Interlace[k], in dml20_ModeSupportAndSystemConfigurationFull()
4566 mode_lib->vba.Interlace[k], in dml20_ModeSupportAndSystemConfigurationFull()
4757 mode_lib->vba.Interlace[k], in dml20_ModeSupportAndSystemConfigurationFull()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c192 bool Interlace,
493 bool Interlace[],
1736 bool Interlace, argument
2354 v->Interlace[k],
2411 v->Interlace[k],
3224 v->Interlace,
3696 myPipe.InterlaceEnable = v->Interlace[k];
4802 v->Interlace[k],
4857 v->Interlace[k],
6313 bool Interlace[], argument
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddml2_utils.c45 dml_timing_array->Interlace[dst_index] = dml_timing_array->Interlace[src_index]; in dml2_util_copy_dml_timing()
H A Ddisplay_mode_core_structs.h613 dml_bool_t Interlace[__DML_NUM_PLANES__]; member
1301 dml_bool_t *Interlace; member
1544 dml_bool_t *Interlace; member
H A Ddml_display_rq_dlg_calc.c215 dml_bool_t interlaced = timing->Interlace[plane_idx]; in dml_rq_dlg_get_dlg_reg()
H A Ddisplay_mode_core.c219 dml_bool_t Interlace,
2378 dml_bool_t Interlace, in CalculatePrefetchSourceLines() argument
2700 if (display_cfg->timing.Interlace[k] == 1 && ptoi_supported == true) { in PixelClockAdjustmentForProgressiveToInterlaceUnit()
3924 dml_bool_t isInterlaceTiming = p->Interlace[k] && !p->ProgressiveToInterlaceUnitInOPP; in CalculateStutterEfficiency()
4670 p->Interlace[k], in UseMinimumDCFCLK()
6201 if (timing->Interlace[plane_idx] && !ptoi_supported) in CalculateMaxVStartup()
6376 myPipe->InterlaceEnable = mode_lib->ms.cache_display_cfg.timing.Interlace[k]; in dml_prefetch_check()
7983 UseMinimumDCFCLK_params->Interlace = mode_lib->ms.cache_display_cfg.timing.Interlace; in dml_core_mode_support()
8974 myPipe->InterlaceEnable = mode_lib->ms.cache_display_cfg.timing.Interlace[k]; in dml_core_mode_programming()
9788 CalculateStutterEfficiency_params->Interlace = mode_lib->ms.cache_display_cfg.timing.Interlace; in dml_core_mode_programming()
[all …]
H A Ddisplay_mode_util.c538 dml_print("DML: timing_cfg: plane=%d, Interlace = %d\n", i, timing->Interlace[i]); in dml_print_dml_display_cfg_timing()
H A Ddml2_translation_helper.c765 out->Interlace[location] = in->timing.flags.INTERLACE; in populate_dml_timing_cfg_from_stream_state()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c175 bool Interlace,
1611 bool Interlace, in CalculatePrefetchSourceLines() argument
1623 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
2223 v->Interlace[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2280 v->Interlace[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2430 myPipe.InterlaceEnable = v->Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
4174 …|| (v->OutputFormat[k] == dm_420 && v->Interlace[k] == true && v->ProgressiveToInterlaceUnitInOPP … in dml30_ModeSupportAndSystemConfigurationFull()
4401 v->Interlace[k], in dml30_ModeSupportAndSystemConfigurationFull()
4456 v->Interlace[k], in dml30_ModeSupportAndSystemConfigurationFull()
4763 myPipe.InterlaceEnable = v->Interlace[k]; in dml30_ModeSupportAndSystemConfigurationFull()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c164 bool Interlace,
1212 bool Interlace, in CalculatePrefetchSourceLines() argument
1224 *VInitPreFill = dml_floor((VRatio + vtaps + 1 + Interlace * 0.5 * VRatio) / 2.0, 1); in CalculatePrefetchSourceLines()
1865 mode_lib->vba.Interlace[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1921 mode_lib->vba.Interlace[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2148 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3442 myPipe.InterlaceEnable = mode_lib->vba.Interlace[k]; in CalculatePrefetchSchedulePerPlane()
4387 && mode_lib->vba.Interlace[k] == true in dml21_ModeSupportAndSystemConfigurationFull()
4637 mode_lib->vba.Interlace[k], in dml21_ModeSupportAndSystemConfigurationFull()
4693 mode_lib->vba.Interlace[k], in dml21_ModeSupportAndSystemConfigurationFull()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.c594 mode_lib->vba.Interlace[mode_lib->vba.NumberOfActivePlanes] = dst->interlaced; in fetch_pipe_params()
1055 if (mode_lib->vba.Interlace[k] == 1 in PixelClockAdjustmentForProgressiveToInterlaceUnit()
H A Ddisplay_mode_vba.h498 bool Interlace[DC__NUM_DPP__MAX]; member
/linux-6.15/drivers/gpu/drm/amd/display/dc/bios/
H A Dbios_parser.c1293 lvds->sLCDTiming.susModeMiscInfo.sbfAccess.Interlace; in get_embedded_panel_info_v1_2()
1411 lvds->sLCDTiming.susModeMiscInfo.sbfAccess.Interlace; in get_embedded_panel_info_v1_3()
/linux-6.15/drivers/gpu/drm/radeon/
H A Datombios.h3246 USHORT Interlace:1; member
3262 USHORT Interlace:1;
/linux-6.15/drivers/gpu/drm/amd/include/
H A Datombios.h3723 USHORT Interlace:1; member
3739 USHORT Interlace:1;
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_dcn4_calcs.c1875 bool Interlace, in CalculatePrefetchSourceLines() argument
1907 …*VInitPreFill = (unsigned int)(math_floor2((VRatio + (double)VTaps + 1 + (Interlace ? 1 : 0) * 0.5… in CalculatePrefetchSourceLines()