Home
last modified time | relevance | path

Searched refs:IS_HASWELL (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/i915/soc/
H A Dintel_pch.c63 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
70 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
77 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
85 !IS_HASWELL(dev_priv) && !IS_BROADWELL(dev_priv)); in intel_pch_type()
219 else if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in intel_virt_detect_pch()
H A Dintel_dram.c758 if (!(IS_HASWELL(i915) || IS_BROADWELL(i915) || GRAPHICS_VER(i915) >= 9)) in intel_dram_edram_detect()
/linux-6.15/drivers/gpu/drm/i915/gt/
H A Dintel_llc.c91 } else if (IS_HASWELL(i915)) { in calc_ia_freq()
H A Dgen7_renderclear.c58 if (IS_HASWELL(i915)) { in batch_get_defaults()
391 IS_HASWELL(i915) ? in emit_batch()
H A Dintel_rps.c806 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in gen6_rps_set()
1197 if (IS_HASWELL(i915) || IS_BROADWELL(i915) || in gen6_rps_init()
2021 if (GRAPHICS_VER(i915) == 6 || IS_IVYBRIDGE(i915) || IS_HASWELL(i915)) { in intel_rps_init()
2098 else if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in intel_rps_get_cagf()
2291 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) in rps_frequency_dump()
H A Dgen6_ppgtt.c39 if (IS_HASWELL(i915)) { in gen7_ppgtt_enable()
H A Dintel_ring_submission.c727 IS_HASWELL(i915) ? engine->gt->info.num_engines - 1 : 0; in mi_set_context()
1216 if (IS_HASWELL(i915)) in setup_rcs()
H A Dintel_sseu.c648 else if (IS_HASWELL(i915)) in intel_sseu_info_init()
H A Dintel_gt.c185 if (IS_HASWELL(i915)) in intel_gt_init_hw()
H A Dintel_workarounds.c1687 else if (IS_HASWELL(i915)) in gt_init_workarounds()
2491 if (IS_HASWELL(i915)) { in rcs_engine_wa_init()
H A Dintel_ggtt.c1437 else if (IS_HASWELL(i915)) in gen6_gmch_probe()
/linux-6.15/drivers/gpu/drm/i915/
H A Di915_cmd_parser.c967 if (IS_HASWELL(engine->i915)) { in intel_engine_init_cmd_parser()
976 if (IS_HASWELL(engine->i915)) { in intel_engine_init_cmd_parser()
1000 } else if (IS_HASWELL(engine->i915)) { in intel_engine_init_cmd_parser()
1012 } else if (IS_HASWELL(engine->i915)) { in intel_engine_init_cmd_parser()
1559 if (IS_HASWELL(engine->i915)) in intel_engine_cmd_parser()
H A Di915_drv.h511 #define IS_HASWELL(i915) IS_PLATFORM(i915, INTEL_HASWELL) macro
562 #define IS_HASWELL_EARLY_SDV(i915) (IS_HASWELL(i915) && \
725 #define NUM_L3_SLICES(i915) (IS_HASWELL(i915) && INTEL_INFO(i915)->gt == 3 ? \
H A Dintel_device_info.c248 if (IS_HASWELL(i915) || IS_BROADWELL(i915)) { in intel_device_info_subplatform_init()
H A Dintel_clock_gating.c764 else if (IS_HASWELL(i915)) in intel_clock_gating_hooks_init()
H A Di915_irq.c682 if (IS_HASWELL(dev_priv)) { in ilk_irq_reset()
/linux-6.15/drivers/gpu/drm/xe/compat-i915-headers/
H A Di915_drv.h49 #define IS_HASWELL(dev_priv) (dev_priv && 0) macro
/linux-6.15/drivers/gpu/drm/i915/selftests/
H A Digt_spinner.c187 else if (IS_HASWELL(rq->i915)) in igt_spinner_create_request()
/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_pipe_crc.c314 if (IS_HASWELL(dev_priv) && in intel_crtc_crc_setup_workarounds()
H A Dintel_dp_aux.c802 else if (IS_BROADWELL(i915) || IS_HASWELL(i915)) in intel_dp_aux_init()
H A Dintel_modeset_setup.c921 if (IS_HASWELL(i915)) in intel_early_display_was()
H A Di9xx_wm.c2867 if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) in ilk_setup_wm_latency()
3164 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in ilk_wm_lp_latency()
3371 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in ilk_write_wm_values()
4088 if (IS_HASWELL(dev_priv) || IS_BROADWELL(dev_priv)) in ilk_wm_get_hw_state()
H A Dintel_hdmi.c1823 else if (DISPLAY_VER(display) >= 8 || IS_HASWELL(dev_priv)) in intel_hdmi_source_max_tmds_clock()
2481 if ((DISPLAY_VER(display) >= 8 || IS_HASWELL(dev_priv)) && in intel_hdmi_dp_dual_mode_detect()
H A Dintel_ddi.c4444 if (IS_HASWELL(dev_priv) && crtc->pipe == PIPE_A && in intel_ddi_compute_config()
5279 } else if (IS_BROADWELL(dev_priv) || IS_HASWELL(dev_priv)) { in intel_ddi_init()
5383 } else if (IS_HASWELL(dev_priv)) { in intel_ddi_init()
H A Dintel_psr.c922 if (IS_HASWELL(dev_priv)) in hsw_activate_psr1()
1883 if (IS_HASWELL(dev_priv)) in intel_psr_enable_source()

12