Home
last modified time | relevance | path

Searched refs:INTF_0 (Results 1 – 25 of 31) sorted by relevance

12

/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_rm.h32 struct dpu_hw_intf *hw_intf[INTF_MAX - INTF_0];
103 return rm->hw_intf[intf_idx - INTF_0]; in dpu_rm_get_intf()
H A Ddpu_encoder_phys_vid.c21 (e)->hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
27 (e)->hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
432 phys_enc->hw_intf->idx - INTF_0, ret, enable, in dpu_encoder_phys_vid_control_vblank_irq()
616 phys_enc->hw_intf->idx - INTF_0, ret); in dpu_encoder_phys_vid_disable()
636 phys_enc->hw_intf->idx - INTF_0, ret); in dpu_encoder_phys_vid_disable()
655 phys_enc->hw_intf->idx - INTF_0); in dpu_encoder_phys_vid_handle_post_kickoff()
668 phys_enc->hw_intf->idx - INTF_0, in dpu_encoder_phys_vid_irq_enable()
684 phys_enc->hw_intf->idx - INTF_0, in dpu_encoder_phys_vid_irq_disable()
H A Ddpu_hw_ctl.c275 case INTF_0: in dpu_hw_ctl_update_pending_flush_intf()
330 ctx->pending_intf_flush_mask |= BIT(intf - INTF_0); in dpu_hw_ctl_update_pending_flush_intf_v1()
337 ctx->pending_periph_flush_mask |= BIT(intf - INTF_0); in dpu_hw_ctl_update_pending_flush_periph_v1()
583 intf_active |= BIT(cfg->intf - INTF_0); in dpu_hw_ctl_intf_cfg_v1()
671 intf_active &= ~BIT(cfg->intf - INTF_0); in dpu_hw_ctl_reset_intf_cfg_v1()
H A Ddpu_encoder_phys_cmd.c22 (e) ? (e)->base.hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
27 (e) ? (e)->base.hw_intf->idx - INTF_0 : -1, ##__VA_ARGS__)
356 phys_enc->hw_intf ? phys_enc->hw_intf->idx - INTF_0 : -1, in dpu_encoder_phys_cmd_tearcheck_config()
541 phys_enc->hw_intf->idx - INTF_0, in dpu_encoder_phys_cmd_disable()
668 phys_enc->hw_intf->idx - INTF_0); in dpu_encoder_phys_cmd_wait_for_tx_complete()
H A Ddpu_hw_intf.c447 trace_dpu_intf_connect_ext_te(intf->idx - INTF_0, cfg); in dpu_hw_intf_connect_external_te()
519 encoder_id, intf->idx - INTF_0); in dpu_hw_intf_disable_autorefresh()
532 encoder_id, intf->idx - INTF_0); in dpu_hw_intf_disable_autorefresh()
566 DPU_DEBUG("Skip intf %d with type NONE\n", cfg->id - INTF_0); in dpu_hw_intf_init()
H A Ddpu_hw_interrupts.h37 #define MDP_INTFn_INTR(intf) (MDP_INTF0_INTR + (intf - INTF_0))
H A Ddpu_hw_mdss.h206 INTF_0 = 1, enumerator
/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_1_16_msm8953.h128 .name = "intf_0", .id = INTF_0,
H A Ddpu_5_4_sm6125.h160 .name = "intf_0", .id = INTF_0,
H A Ddpu_6_2_sc7180.h134 .name = "intf_0", .id = INTF_0,
H A Ddpu_3_3_sdm630.h143 .name = "intf_0", .id = INTF_0,
H A Ddpu_6_4_sm6350.h166 .name = "intf_0", .id = INTF_0,
H A Ddpu_7_2_sc7280.h184 .name = "intf_0", .id = INTF_0,
H A Ddpu_5_3_sm6150.h183 .name = "intf_0", .id = INTF_0,
H A Ddpu_3_2_sdm660.h198 .name = "intf_0", .id = INTF_0,
H A Ddpu_3_0_msm8998.h227 .name = "intf_0", .id = INTF_0,
H A Ddpu_5_2_sm7150.h219 .name = "intf_0", .id = INTF_0,
H A Ddpu_1_7_msm8996.h238 .name = "intf_0", .id = INTF_0,
H A Ddpu_4_0_sdm845.h243 .name = "intf_0", .id = INTF_0,
H A Ddpu_5_0_sm8150.h313 .name = "intf_0", .id = INTF_0,
H A Ddpu_6_0_sm8250.h296 .name = "intf_0", .id = INTF_0,
H A Ddpu_9_0_sm8550.h331 .name = "intf_0", .id = INTF_0,
H A Ddpu_7_0_sm8350.h320 .name = "intf_0", .id = INTF_0,
H A Ddpu_5_1_sc8180x.h320 .name = "intf_0", .id = INTF_0,
H A Ddpu_8_1_sm8450.h336 .name = "intf_0", .id = INTF_0,

12