Home
last modified time | relevance | path

Searched refs:HSYNC (Results 1 – 25 of 27) sorted by relevance

12

/linux-6.15/Documentation/admin-guide/media/
H A Dmgb4.rst110 The type of HSYNC pulses as detected by the video format detector.
121 HSYNC pulses, these must be generated internally in the FPGA to achieve
128 HSYNC pulses, these must be generated internally in the FPGA to achieve
131 internal HSYNC pulse. The value must be greater than 1 and smaller than
144 Width of the HSYNC signal in PCLK clock ticks.
156 Number of PCLK pulses between deassertion of the HSYNC signal and the first
164 line (marked by DE=1) and assertion of the HSYNC signal.
241 HSYNC signal polarity.
269 Width of the HSYNC signal in pixels. The default value is 40.
275 Number of PCLK pulses between deassertion of the HSYNC signal and the first
[all …]
/linux-6.15/drivers/gpu/drm/nouveau/dispnv50/
H A Ddac507d.c37 sync |= NVVAL(NV507D, DAC_SET_POLARITY, HSYNC, asyh->or.nhsync); in dac507d_ctrl()
/linux-6.15/Documentation/devicetree/bindings/media/
H A Drenesas,vin.yaml92 If both HSYNC and VSYNC polarities are not specified, embedded
98 If both HSYNC and VSYNC polarities are not specified, embedded
141 If both HSYNC and VSYNC polarities are not specified, embedded
147 If both HSYNC and VSYNC polarities are not specified, embedded
H A Dvideo-interfaces.yaml118 Active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
125 that if HSYNC and VSYNC polarities are not specified, embedded
132 Similar to HSYNC and VSYNC, specifies data line polarity.
138 Similar to HSYNC and VSYNC, specifies the data enable signal polarity.
/linux-6.15/arch/arm64/boot/dts/renesas/
H A Dr9a07g043u11-smarc-du-adv7513.dtso48 pinmux = <RZG2L_PORT_PINMUX(11, 0, 6)>, /* HSYNC */
/linux-6.15/Documentation/devicetree/bindings/media/i2c/
H A Dtvp514x.txt17 - hsync-active: HSYNC Polarity configuration for endpoint.
H A Dtvp7002.txt10 - hsync-active: HSYNC Polarity configuration for the bus. Default value when
H A Dov7670.txt13 - hsync-active: active state of the HSYNC signal, 0/1 for LOW/HIGH respectively.
H A Dtvp5150.txt44 - hsync-active: Active state of the HSYNC signal. Must be <1> (HIGH).
/linux-6.15/drivers/video/fbdev/i810/
H A Di810_regs.h150 #define HSYNC 0x60008 macro
/linux-6.15/Documentation/fb/
H A Dpxafb.rst39 hsynclen:HSYNC == LCCR1_HSW + 1
65 hsync:HSYNC, vsync:VSYNC
H A Dmatroxfb.rst271 left:X left boundary: pixels between end of HSYNC pulse and first pixel.
273 right:X right boundary: pixels between end of picture and start of HSYNC
275 hslen:X length of HSYNC pulse, in pixels. Default is derived from `vesa`
279 sync:X sync. pulse - bit 0 inverts HSYNC polarity, bit 1 VSYNC polarity.
280 If bit 3 (value 0x08) is set, composite sync instead of HSYNC is
/linux-6.15/include/video/
H A Dsstfb.h161 #define HSYNC 0x0220 macro
/linux-6.15/arch/arm/boot/dts/nxp/imx/
H A Dimx53-mba53.dts133 /* VGA_VSYNC, HSYNC with max drive strength */
H A Dimx6ul-tx6ul-mainboard.dts205 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
H A Dimx6ul-tx6ul.dtsi591 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
624 MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC 0x10 /* HSYNC */
H A Dimx6qdl-kontron-samx6i.dtsi604 MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 0x100f1 /* HSYNC */
/linux-6.15/Documentation/devicetree/bindings/display/samsung/
H A Dsamsung,exynos5-dp.yaml66 HSYNC polarity configuration. High if defined, low if not defined
/linux-6.15/arch/arm/boot/dts/ti/omap/
H A Dam437x-sbc-t43.dts60 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
H A Dam437x-sk-evm.dts372 AM4372_IOPAD(0x8e4, PIN_OUTPUT | MUX_MODE0) /* DSS HSYNC */
H A Dam43x-epos-evm.dts433 AM4372_IOPAD(0x8e4, PIN_OUTPUT_PULLUP | MUX_MODE0) /* DSS HSYNC */
/linux-6.15/drivers/gpu/drm/nouveau/dispnv04/i2c/
H A Dch7006_mode.c122 .flags = DRM_MODE_FLAG_##hsynp##HSYNC | \
/linux-6.15/drivers/pinctrl/renesas/
H A Dpfc-sh7786.c524 GPIO_FN(HSYNC),
/linux-6.15/arch/arm/boot/dts/microchip/
H A Dat91sam9g45.dtsi283 AT91_PIOB 30 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* HSYNC */
/linux-6.15/drivers/video/fbdev/
H A Dsstfb.c535 sst_write(HSYNC, (par->hSyncOff - 1) << 16 | (info->var.hsync_len - 1)); in sstfb_set_par()

12