Searched refs:HSW_TVIDEO_DIP_CTL (Results 1 – 5 of 5) sorted by relevance
| /linux-6.15/drivers/gpu/drm/i915/ |
| H A D | intel_gvt_mmio_table.c | 515 MMIO_D(HSW_TVIDEO_DIP_CTL(dev_priv, TRANSCODER_A)); in iterate_generic_mmio() 516 MMIO_D(HSW_TVIDEO_DIP_CTL(dev_priv, TRANSCODER_B)); in iterate_generic_mmio() 517 MMIO_D(HSW_TVIDEO_DIP_CTL(dev_priv, TRANSCODER_C)); in iterate_generic_mmio()
|
| H A D | i915_reg.h | 2983 #define HSW_TVIDEO_DIP_CTL(dev_priv, trans) _MMIO_TRANS2(dev_priv, trans, _HSW_VIDEO_DIP_CTL_A) macro
|
| /linux-6.15/drivers/gpu/drm/i915/display/ |
| H A D | intel_lspcon.c | 654 HSW_TVIDEO_DIP_CTL(display, pipe_config->cpu_transcoder)); in lspcon_infoframes_enabled()
|
| H A D | intel_hdmi.c | 510 i915_reg_t ctl_reg = HSW_TVIDEO_DIP_CTL(display, cpu_transcoder); in hsw_write_infoframe() 565 HSW_TVIDEO_DIP_CTL(display, pipe_config->cpu_transcoder)); in hsw_infoframes_enabled() 1220 i915_reg_t reg = HSW_TVIDEO_DIP_CTL(display, in intel_hdmi_fastset_infoframes() 1245 i915_reg_t reg = HSW_TVIDEO_DIP_CTL(display, in hsw_set_infoframes()
|
| H A D | intel_dp.c | 4651 i915_reg_t reg = HSW_TVIDEO_DIP_CTL(display, crtc_state->cpu_transcoder); in intel_dp_set_infoframes()
|