Home
last modified time | relevance | path

Searched refs:GPR (Results 1 – 25 of 27) sorted by relevance

12

/linux-6.15/sound/pci/emu10k1/
H A Demufx.c1790 _volume(icode, ptr, GPR(dst), GPR(src), GPR(vol))
1794 _volume_add(icode, ptr, GPR(dst), GPR(src), GPR(vol))
1802 _SWITCH(icode, ptr, GPR(dst), GPR(src), GPR(sw))
1927 /* 10: */ OP(icode, &ptr, iANDXOR, GPR(8), GPR(8), GPR(gpr + 1), GPR(gpr + 2)); in _snd_emu10k1_init_efx()
1933 /* 15: */ OP(icode, &ptr, iANDXOR, GPR(9), GPR(9), GPR(gpr + 1), GPR(gpr + 2)); in _snd_emu10k1_init_efx()
2207 OP(icode, &ptr, iMACMV, GPR(k+1), GPR(k), GPR(k+1), GPR(BASS_GPR + 4 + j)); in _snd_emu10k1_init_efx()
2208 OP(icode, &ptr, iMACMV, GPR(k), GPR(d), GPR(k), GPR(BASS_GPR + 2 + j)); in _snd_emu10k1_init_efx()
2209 OP(icode, &ptr, iMACMV, GPR(k+3), GPR(k+2), GPR(k+3), GPR(BASS_GPR + 8 + j)); in _snd_emu10k1_init_efx()
2214 OP(icode, &ptr, iMACMV, GPR(l+1), GPR(l), GPR(l+1), GPR(TREBLE_GPR + 4 + j)); in _snd_emu10k1_init_efx()
2215 OP(icode, &ptr, iMACMV, GPR(l), GPR(k+2), GPR(l), GPR(TREBLE_GPR + 2 + j)); in _snd_emu10k1_init_efx()
[all …]
/linux-6.15/Documentation/devicetree/bindings/net/
H A Dnxp,dwmac-imx.yaml71 - description: phandle to the GPR syscon
72 - description: the offset of the GPR register
75 encompases the GPR register, and the offset of the GPR register.
/linux-6.15/Documentation/devicetree/bindings/soc/qcom/
H A Dqcom,apr-services.yaml7 title: Qualcomm APR/GPR services shared parts
13 Common parts of a static service in Qualcomm APR/GPR (Asynchronous/Generic
33 GPR Service ID
H A Dqcom,apr.yaml7 title: Qualcomm APR/GPR (Asynchronous/Generic Packet Router)
13 This binding describes the Qualcomm APR/GPR, APR/GPR is a IPC protocol for
14 communication between Application processor and QDSP. APR/GPR is mainly
97 APR/GPR static port services.
/linux-6.15/Documentation/devicetree/bindings/dma/
H A Dfsl,imx-sdma.yaml107 description: The phandle to the General Purpose Register (GPR) node
114 - description: GPR register offset
115 - description: GPR register shift
116 - description: GPR register value
/linux-6.15/drivers/firmware/arm_scmi/vendors/imx/
H A Dimx95.rst39 contains persistent storage (GPR), an RTC, and the ON/OFF button. The protocol
45 - Read/write GPR
53 Board code can add additional GPR and RTC.
55 GPR are not aggregated. The RTC time is also not aggregated. Setting these
95 | | Bits[15:0] Number of persistent storage (GPR) words. |
130 |uint32 index |Index of GPR to write |
132 |uint32 value |32-bit value to write to the GPR |
138 |int32 status |SUCCESS: if the GPR was successfully written. |
141 | |the specified GPR |
155 |uint32 index |Index of GPR to read |
[all …]
/linux-6.15/arch/mips/alchemy/
H A DKconfig32 bool "Trapeze ITS GPR board"
/linux-6.15/arch/powerpc/crypto/
H A Dchacha-p10le-8x.S50 .macro SAVE_GPR GPR OFFSET FRAME
51 std \GPR,\OFFSET(\FRAME)
64 .macro RESTORE_GPR GPR OFFSET FRAME
65 ld \GPR,\OFFSET(\FRAME)
H A Dpoly1305-p10le_64.S64 .macro SAVE_GPR GPR OFFSET FRAME
65 std \GPR,\OFFSET(\FRAME)
78 .macro RESTORE_GPR GPR OFFSET FRAME
79 ld \GPR,\OFFSET(\FRAME)
H A Daes-gcm-p10.S47 .macro SAVE_GPR GPR OFFSET FRAME
48 std \GPR,\OFFSET(\FRAME)
55 .macro RESTORE_GPR GPR OFFSET FRAME
56 ld \GPR,\OFFSET(\FRAME)
/linux-6.15/Documentation/devicetree/bindings/remoteproc/
H A Dqcom,glink-edge.yaml36 Qualcomm GPR (Generic Packet Router)
H A Dqcom,smd-edge.yaml31 Qualcomm APR/GPR (Asynchronous/Generic Packet Router)
H A Dfsl,imx-rproc.yaml79 Phandle to IOMUXC GPR block which provide access to CM7 CPUWAIT bit.
/linux-6.15/arch/arm64/boot/dts/freescale/
H A Dimx8mq-tqma8mq.dtsi235 /* 3.3V supply, only way to switch on internal 1.8V supply using GPR */
240 /* 3.3V supply, only way to switch on internal 1.8V supply using GPR */
/linux-6.15/Documentation/devicetree/bindings/sound/
H A Dfsl,mqs.yaml41 description: The phandle to the General Purpose Register (GPR) node
/linux-6.15/Documentation/devicetree/bindings/pinctrl/
H A Dfsl,imx27-pinctrl.txt24 Registers: GIUS (GPIO In Use), GPR (General Purpose Register)
/linux-6.15/include/uapi/sound/
H A Demu10k1.h157 #define GPR(x) (FXGPREGBASE + (x)) /* free GPRs: x = 0x00 - 0xff */ macro
/linux-6.15/Documentation/gpu/amdgpu/
H A Dprocess-isolation.rst42 The driver can trigger a cleaner shader to clean up the LDS and GPR state on the graphics engine. W…
/linux-6.15/Documentation/devicetree/bindings/memory-controllers/fsl/
H A Dfsl,imx-weim.yaml63 WEIM CS GPR register, e.g. IOMUXC_GPR1 on i.MX6Q. IOMUXC_GPR1[11:0]
/linux-6.15/arch/arm/boot/dts/nxp/imx/
H A Dimx6dl-sielaff.dts154 * REF_CLK from the PHY is fed back into the i.MX6 and the GPR
/linux-6.15/Documentation/arch/powerpc/
H A Dkvm-nested.rst371 specific L2 vCPU (eg. GPR state). Only L2 VCPU state maybe be set by
454 | 0x1000-| 0x08 | RW | T | GPR 0-31 |
/linux-6.15/drivers/soc/qcom/
H A DKconfig259 tristate "Qualcomm APR/GPR Bus (Asynchronous/Generic Packet Router)"
/linux-6.15/arch/arm/kernel/
H A Dentry-armv.S164 THUMB( add sp, r1 ) @ get SP in a GPR without
/linux-6.15/drivers/gpu/drm/radeon/
H A Dnid.h887 #define GPR(x) ((x) << 16) macro
/linux-6.15/arch/arc/
H A DKconfig375 (also referred to as r58:r59). These can also be used by gcc as GPR so

12