Home
last modified time | relevance | path

Searched refs:FW_BLC_SELF (Results 1 – 5 of 5) sorted by relevance

/linux-6.15/drivers/gpu/drm/gma500/
H A Dcdv_intel_display.c472 if (REG_READ(FW_BLC_SELF) & FW_BLC_SELF_EN) { in cdv_disable_sr()
475 REG_WRITE(FW_BLC_SELF, (REG_READ(FW_BLC_SELF) & ~FW_BLC_SELF_EN)); in cdv_disable_sr()
476 REG_READ(FW_BLC_SELF); in cdv_disable_sr()
535 REG_WRITE(FW_BLC_SELF, FW_BLC_SELF_EN); in cdv_update_wm()
536 REG_READ(FW_BLC_SELF); in cdv_update_wm()
H A Dpsb_intel_reg.h566 #define FW_BLC_SELF 0x20e0 macro
/linux-6.15/drivers/gpu/drm/i915/display/
H A Di9xx_wm.c159 was_enabled = intel_uncore_read(&dev_priv->uncore, FW_BLC_SELF) & FW_BLC_SELF_EN; in _intel_set_memory_cxsr()
160 intel_uncore_write(&dev_priv->uncore, FW_BLC_SELF, enable ? FW_BLC_SELF_EN : 0); in _intel_set_memory_cxsr()
161 intel_uncore_posting_read(&dev_priv->uncore, FW_BLC_SELF); in _intel_set_memory_cxsr()
172 was_enabled = intel_uncore_read(&dev_priv->uncore, FW_BLC_SELF) & FW_BLC_SELF_EN; in _intel_set_memory_cxsr()
175 intel_uncore_write(&dev_priv->uncore, FW_BLC_SELF, val); in _intel_set_memory_cxsr()
176 intel_uncore_posting_read(&dev_priv->uncore, FW_BLC_SELF); in _intel_set_memory_cxsr()
2338 intel_uncore_write(&dev_priv->uncore, FW_BLC_SELF, in i9xx_update_wm()
2341 intel_uncore_write(&dev_priv->uncore, FW_BLC_SELF, srwm & 0x3f); in i9xx_update_wm()
3769 wm->cxsr = intel_uncore_read(&dev_priv->uncore, FW_BLC_SELF) & FW_BLC_SELF_EN; in g4x_wm_get_hw_state()
H A Dintel_display_debugfs.c96 sr_enabled = intel_de_read(display, FW_BLC_SELF) & FW_BLC_SELF_EN; in i915_sr_status()
/linux-6.15/drivers/gpu/drm/i915/
H A Di915_reg.h502 #define FW_BLC_SELF _MMIO(0x20e0) /* 915+ only */ macro