Searched refs:ETH1_50MHZ_CLK (Results 1 – 2 of 2) sorted by relevance
19 #define ETH1_50MHZ_CLK 7 macro
115 CLK_PLL_OUTPUT(ETH1_50MHZ_CLK, "eth1-50mhz", 50000000UL),