Searched refs:ETH0_50MHZ_CLK (Results 1 – 2 of 2) sorted by relevance
18 #define ETH0_50MHZ_CLK 6 macro
114 CLK_PLL_OUTPUT(ETH0_50MHZ_CLK, "eth0-50mhz", 50000000UL),