Home
last modified time | relevance | path

Searched refs:DSPCNTR (Results 1 – 10 of 10) sorted by relevance

/linux-6.15/drivers/gpu/drm/i915/display/
H A Di9xx_plane.c507 intel_de_write_fw(display, DSPCNTR(display, i9xx_plane), dspcntr); in i9xx_plane_update_arm()
552 intel_de_write_fw(display, DSPCNTR(display, i9xx_plane), dspcntr); in i9xx_plane_disable_arm()
567 error->ctl = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in g4x_primary_capture_error()
579 error->ctl = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in i965_plane_capture_error()
590 error->ctl = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in i8xx_plane_capture_error()
609 intel_de_write_fw(display, DSPCNTR(display, i9xx_plane), dspcntr); in g4x_primary_async_flip()
739 val = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in i9xx_plane_get_hw_state()
1159 val = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in i9xx_get_initial_plane_config()
H A Di9xx_plane_regs.h15 #define DSPCNTR(dev_priv, plane) _MMIO_PIPE2(dev_priv, plane, _DSPACNTR) macro
H A Dintel_display.c8220 intel_de_read(display, DSPCNTR(display, PLANE_A)) & DISP_ENABLE); in i830_disable_pipe()
8222 intel_de_read(display, DSPCNTR(display, PLANE_B)) & DISP_ENABLE); in i830_disable_pipe()
8224 intel_de_read(display, DSPCNTR(display, PLANE_C)) & DISP_ENABLE); in i830_disable_pipe()
H A Dintel_color.c1070 tmp = intel_de_read(display, DSPCNTR(display, i9xx_plane)); in i9xx_get_config()
/linux-6.15/drivers/gpu/drm/i915/gvt/
H A Dfb_decoder.c222 val = vgpu_vreg_t(vgpu, DSPCNTR(display, pipe)); in intel_vgpu_decode_primary_plane()
H A Ddisplay.c202 vgpu_vreg_t(vgpu, DSPCNTR(display, pipe)) &= ~DISP_ENABLE; in emulate_monitor_status_change()
516 vgpu_vreg_t(vgpu, DSPCNTR(display, pipe)) &= ~DISP_ENABLE; in emulate_monitor_status_change()
H A Dcmd_parser.c1318 info->ctrl_reg = DSPCNTR(display, info->pipe); in gen8_decode_mi_display_flip()
1385 info->ctrl_reg = DSPCNTR(display, info->pipe); in skl_decode_mi_display_flip()
H A Dhandlers.c1032 if (vgpu_vreg_t(vgpu, DSPCNTR(display, pipe)) & PLANE_CTL_ASYNC_FLIP) in pri_surf_mmio_write()
/linux-6.15/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c171 MMIO_D(DSPCNTR(dev_priv, PIPE_A)); in iterate_generic_mmio()
180 MMIO_D(DSPCNTR(dev_priv, PIPE_B)); in iterate_generic_mmio()
189 MMIO_D(DSPCNTR(dev_priv, PIPE_C)); in iterate_generic_mmio()
H A Dintel_clock_gating.c137 intel_uncore_rmw(&dev_priv->uncore, DSPCNTR(dev_priv, pipe), in g4x_disable_trickle_feed()