Home
last modified time | relevance | path

Searched refs:DRD (Results 1 – 25 of 26) sorted by relevance

12

/linux-6.15/Documentation/devicetree/bindings/usb/
H A Drenesas,rzv2m-usb3drd.yaml7 title: Renesas RZ/V2M USB 3.1 DRD controller
13 The RZ/V2{M, MA} USB3.1 DRD module supports the following functions
30 - description: Dual Role Device (DRD)
H A Dcdns,usb3.yaml7 title: Cadence USBSS-DRD controller
33 - description: OTG/DRD controller interrupt
H A Dmediatek,mtu3.yaml8 title: MediaTek USB3 DRD Controller
17 The DRD controller has a glue layer IPPC (IP Port Control), and its host is
69 - description: DRD controller clock
H A Dfsl,imx8qm-cdns3.yaml90 reg = <0x5b120000 0x10000>, /* memory area for OTG/DRD registers */
H A Dmediatek,musb.yaml8 title: MediaTek MUSB DRD/OTG Controller
H A Dstarfive,jh7110-usb.yaml7 title: StarFive JH7110 wrapper module for the Cadence USBSS-DRD controller
H A Dti,j721e-usb.yaml7 title: TI wrapper module for the Cadence USBSS-DRD controller
H A Dti,am62-usb.yaml7 title: TI's AM62 wrapper module for the Synopsys USBSS-DRD controller
H A Dsnps,dwc3.yaml34 interrupts for the host, gadget and DRD modes.
H A Dusb-drd.yaml26 mode. In case this attribute isn't passed via DT, USB DRD controllers
H A Dgeneric-ohci.yaml80 - if a USB DRD channel: first clock should be host and second
H A Dgeneric-ehci.yaml107 - if a USB DRD channel: first clock should be host and second
/linux-6.15/Documentation/devicetree/bindings/phy/
H A Dbrcm,ns2-drd-phy.txt8 icfg - for DRD ICFG configurations
9 rst-ctrl - for DRD IDM reset
H A Dsamsung,usb3-drd-phy.yaml7 title: Samsung Exynos SoC USB 3.0 DRD PHY USB 2.0 PHY
21 For SoCs like Exynos5420 having multiple USB 3.0 DRD PHY controllers,
44 - Main PHY clock (same as USB DRD controller i.e. DWC3 IP clock), used
/linux-6.15/drivers/phy/samsung/
H A DKconfig81 tristate "Exynos5 SoC series USB DRD PHY driver"
90 Enable USB DRD PHY support for Exynos 5 SoC series.
91 This driver provides PHY interface for USB 3.0 DRD controller
/linux-6.15/drivers/dma/bestcomm/
H A Dfec.c50 u32 DRD; /* (u32*) address of self-modified DRD */ member
227 var->DRD = bcom_sram_va2pa(self_modified_drd(tsk->tasknum)); in bcom_fec_tx_reset()
/linux-6.15/drivers/phy/broadcom/
H A DKconfig71 tristate "Broadcom Northstar2 USB DRD PHY support"
77 Enable this to support the Broadcom Northstar2 USB DRD PHY.
/linux-6.15/arch/arm64/boot/dts/ti/
H A Dk3-am654-pcie-usb3.dtso3 * DT overlay for SERDES personality card: 1lane PCIe + USB3.0 DRD on AM654 EVM
/linux-6.15/Documentation/devicetree/bindings/clock/
H A Dgoogle,gs101-clock.yaml90 - description: USB DRD controller clock (from CMU_TOP)
H A Dsamsung,exynos850-clock.yaml247 - description: USB 2.0 DRD clock (from CMU_TOP)
/linux-6.15/drivers/usb/dwc2/
H A DKconfig4 tristate "DesignWare USB2 DRD Core Support"
/linux-6.15/drivers/usb/gadget/udc/
H A DKconfig183 tristate 'Renesas USB3.1 DRD controller'
186 Renesas USB3.1 DRD controller is a USB DRD controller
/linux-6.15/drivers/usb/dwc3/
H A DKconfig4 tristate "DesignWare USB3 DRD Core Support"
/linux-6.15/arch/arm64/boot/dts/freescale/
H A Dimx8-ss-conn.dtsi167 reg = <0x5b120000 0x10000>, /* memory area for OTG/DRD registers */
/linux-6.15/Documentation/devicetree/bindings/connector/
H A Dusb-connector.yaml90 Dual Role Device (DRD).

12