Home
last modified time | relevance | path

Searched refs:DP_MAX_DOWNSPREAD (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/include/drm/display/
H A Ddrm_dp_helper.h162 (dpcd[DP_MAX_DOWNSPREAD] & DP_NO_AUX_HANDSHAKE_LINK_TRAINING); in drm_dp_fast_training_cap()
176 dpcd[DP_MAX_DOWNSPREAD] & DP_MAX_DOWNSPREAD_0_5; in drm_dp_max_downspread()
183 dpcd[DP_MAX_DOWNSPREAD] & DP_TPS4_SUPPORTED; in drm_dp_tps4_supported()
H A Ddrm_dp.h121 #define DP_MAX_DOWNSPREAD 0x003 macro
/linux-6.15/drivers/gpu/drm/nouveau/
H A Dnouveau_dp.c328 !(outp->dp.dpcd[DP_MAX_DOWNSPREAD] & DP_TPS4_SUPPORTED)) in nouveau_dp_train_link()
/linux-6.15/drivers/gpu/drm/bridge/analogix/
H A Danalogix-anx6345.c182 if (anx6345->dpcd[DP_MAX_DOWNSPREAD] & DP_MAX_DOWNSPREAD_0_5) { in anx6345_dp_link_training()
H A Danalogix-anx78xx.c695 if (anx78xx->dpcd[DP_MAX_DOWNSPREAD] & DP_MAX_DOWNSPREAD_0_5) { in anx78xx_dp_link_training()
H A Danalogix_dp_core.c825 ret = drm_dp_dpcd_readb(&dp->aux, DP_MAX_DOWNSPREAD, &spread); in analogix_dp_fast_link_train_detection()
/linux-6.15/drivers/gpu/drm/amd/display/dc/link/protocols/
H A Dlink_dp_capability.c1350 DP_MAX_DOWNSPREAD - DP_DPCD_REV]; in dp_overwrite_extended_receiver_cap()
1811 DP_MAX_DOWNSPREAD - DP_DPCD_REV]; in retrieve_link_cap()
/linux-6.15/drivers/gpu/drm/amd/display/dc/link/
H A Dlink_detection.c577 core_link_read_dpcd(link, DP_MAX_DOWNSPREAD, in read_current_link_settings_on_detect()
/linux-6.15/drivers/gpu/drm/bridge/cadence/
H A Dcdns-mhdp8546-core.c1409 mhdp->sink.ssc = !!(dpcd[DP_MAX_DOWNSPREAD] & in cdns_mhdp_fill_sink_caps()
1420 mhdp->sink.fast_link = !!(dpcd[DP_MAX_DOWNSPREAD] & in cdns_mhdp_fill_sink_caps()
/linux-6.15/drivers/gpu/drm/xlnx/
H A Dzynqmp_dp.c951 dp->dpcd[DP_MAX_DOWNSPREAD] & in zynqmp_dp_train()
/linux-6.15/drivers/gpu/drm/bridge/
H A Dtc358767.c858 ret = drm_dp_dpcd_readb(&tc->aux, DP_MAX_DOWNSPREAD, &reg); in tc_get_display_props()
H A Dite-it6505.c1717 it6505->enable_ssc = (it6505->dpcd[DP_MAX_DOWNSPREAD] & in it6505_parse_link_capabilities()
/linux-6.15/drivers/gpu/drm/i915/display/
H A Dintel_cx0_phy.c2032 (intel_dp->dpcd[DP_MAX_DOWNSPREAD] & DP_MAX_DOWNSPREAD_0_5); in intel_cx0pll_update_ssc()