Home
last modified time | relevance | path

Searched refs:DPU_CLK_CTRL_VIG3 (Results 1 – 11 of 11) sorted by relevance

/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_3_0_msm8998.h31 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
99 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_1_7_msm8996.h30 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
94 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_4_0_sdm845.h31 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
97 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_5_0_sm8150.h31 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
107 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_6_0_sm8250.h28 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_7_0_sm8350.h28 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_5_1_sc8180x.h31 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
106 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_8_1_sm8450.h29 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
106 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_8_0_sc8280xp.h29 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
H A Ddpu_8_4_sa8775p.h28 [DPU_CLK_CTRL_VIG3] = { .reg_off = 0x2c4, .bit_off = 0 },
105 .clk_ctrl = DPU_CLK_CTRL_VIG3,
/linux-6.15/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_catalog.h430 DPU_CLK_CTRL_VIG3, enumerator