Home
last modified time | relevance | path

Searched refs:DISP_CC_MDSS_ESC1_CLK (Results 1 – 25 of 32) sorted by relevance

12

/linux-6.15/include/dt-bindings/clock/
H A Dqcom,dispcc-sdm845.h20 #define DISP_CC_MDSS_ESC1_CLK 10 macro
H A Dqcom,dispcc-sm8150.h40 #define DISP_CC_MDSS_ESC1_CLK 30 macro
H A Dqcom,dispcc-sm8250.h40 #define DISP_CC_MDSS_ESC1_CLK 30 macro
H A Dqcom,dispcc-sm8350.h40 #define DISP_CC_MDSS_ESC1_CLK 30 macro
H A Dqcom,dispcc-sc8280xp.h67 #define DISP_CC_MDSS_ESC1_CLK 57 macro
H A Dqcom,x1e80100-dispcc.h65 #define DISP_CC_MDSS_ESC1_CLK 55 macro
H A Dqcom,sm8450-dispcc.h67 #define DISP_CC_MDSS_ESC1_CLK 57 macro
H A Dqcom,sm8650-dispcc.h68 #define DISP_CC_MDSS_ESC1_CLK 58 macro
H A Dqcom,sm8550-dispcc.h68 #define DISP_CC_MDSS_ESC1_CLK 58 macro
H A Dqcom,sm8750-dispcc.h74 #define DISP_CC_MDSS_ESC1_CLK 62 macro
/linux-6.15/Documentation/devicetree/bindings/display/msm/
H A Dqcom,sdm845-mdss.yaml229 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dqcom,sdm670-mdss.yaml233 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dqcom,sm8550-mdss.yaml294 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dqcom,sm8150-mdss.yaml287 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dqcom,sm8450-mdss.yaml304 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dqcom,sm8250-mdss.yaml290 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
/linux-6.15/drivers/clk/qcom/
H A Ddispcc-sdm845.c799 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
H A Ddispcc-sm8250.c1199 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
H A Ddispcc-sc8280xp.c2935 [DISP_CC_MDSS_ESC1_CLK] = &disp0_cc_mdss_esc1_clk.clkr,
3017 [DISP_CC_MDSS_ESC1_CLK] = &disp1_cc_mdss_esc1_clk.clkr,
H A Ddispcc-x1e80100.c1596 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
H A Ddispcc-sm8550.c1705 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
H A Ddispcc-sm8450.c1736 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
H A Ddispcc-sm8750.c1843 [DISP_CC_MDSS_ESC1_CLK] = &disp_cc_mdss_esc1_clk.clkr,
/linux-6.15/arch/arm64/boot/dts/qcom/
H A Dsdm670.dtsi1786 <&dispcc DISP_CC_MDSS_ESC1_CLK>,
H A Dsc8180x.dtsi3166 <&dispcc DISP_CC_MDSS_ESC1_CLK>,

12