Searched refs:DC__NUM_DPP__MAX (Results 1 – 11 of 11) sorted by relevance
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_vba.h | 452 bool DRRDisplay[DC__NUM_DPP__MAX]; 465 double HRatio[DC__NUM_DPP__MAX]; 466 double VRatio[DC__NUM_DPP__MAX]; 478 bool DCCEnable[DC__NUM_DPP__MAX]; 479 bool FECEnable[DC__NUM_DPP__MAX]; 498 bool Interlace[DC__NUM_DPP__MAX]; 504 double DCCRate[DC__NUM_DPP__MAX]; 821 double Tno_bw[DC__NUM_DPP__MAX]; 951 double DPPCLK[DC__NUM_DPP__MAX]; 1013 double Tdmdl[DC__NUM_DPP__MAX]; [all …]
|
| H A D | display_mode_vba.c | 261 ASSERT(plane_idx < DC__NUM_DPP__MAX); in get_pipe_idx() 263 for (i = 0; i < DC__NUM_DPP__MAX ; i++) { in get_pipe_idx() 520 unsigned int OTGInstPlane[DC__NUM_DPP__MAX]; in fetch_pipe_params() 522 bool PlaneVisited[DC__NUM_DPP__MAX]; in fetch_pipe_params() 523 bool visited[DC__NUM_DPP__MAX]; in fetch_pipe_params() 1114 ASSERT(total_pipes <= DC__NUM_DPP__MAX); in ModeSupportAndSystemConfiguration()
|
| H A D | dc_features.h | 45 #define DC__NUM_DPP__MAX 8 macro
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_mode_vba_util_32.h | 619 double RequiredDPPCLKPerSurface[][2][DC__NUM_DPP__MAX], 622 unsigned int NoOfDPP[][2][DC__NUM_DPP__MAX], 624 double MaximumVStartup[][2][DC__NUM_DPP__MAX], 628 double PrefetchLinesY[][2][DC__NUM_DPP__MAX], 629 double PrefetchLinesC[][2][DC__NUM_DPP__MAX], 630 unsigned int swath_width_luma_ub_all_states[][2][DC__NUM_DPP__MAX], 631 unsigned int swath_width_chroma_ub_all_states[][2][DC__NUM_DPP__MAX], 636 double PDEAndMetaPTEBytesPerFrame[][2][DC__NUM_DPP__MAX], 637 double DPTEBytesPerRow[][2][DC__NUM_DPP__MAX], 638 double MetaRowBytes[][2][DC__NUM_DPP__MAX],
|
| H A D | display_mode_vba_util_32.c | 466 double SwathWidthdoubleDPP[DC__NUM_DPP__MAX]; in dml32_CalculateSwathAndDETConfiguration() 2956 unsigned int NoOfDPP[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK() 2962 double PrefetchLinesY[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK() 2963 double PrefetchLinesC[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK() 2972 double MetaRowBytes[][2][DC__NUM_DPP__MAX], in dml32_UseMinimumDCFCLK() 2999 unsigned int NoOfDPPState[DC__NUM_DPP__MAX]; in dml32_UseMinimumDCFCLK() 4305 bool SynchronizedSurfaces[DC__NUM_DPP__MAX][DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport() 4308 double LinesInDETY[DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport() 4309 double LinesInDETC[DC__NUM_DPP__MAX]; in dml32_CalculateWatermarksMALLUseAndDRAMSpeedChangeSupport() 6304 double SwathSizePerSurfaceY[DC__NUM_DPP__MAX]; in dml32_CalculateDETSwathFillLatencyHiding() [all …]
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_mode_vba_30.c | 3044 int BytePerPixY[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3045 int BytePerPixC[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3050 double dummy1[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3051 double dummy2[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3052 double dummy3[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3053 double dummy4[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3054 int dummy5[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3055 int dummy6[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 3056 bool dummy7[DC__NUM_DPP__MAX] = { 0 }; in DisplayPipeConfiguration() 5240 double LinesInDETY[DC__NUM_DPP__MAX] = { 0 }; in CalculateWatermarksAndDRAMSpeedChangeSupport() [all …]
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn31/ |
| H A D | display_mode_vba_31.c | 3270 int BytePerPixY[DC__NUM_DPP__MAX]; 3271 int BytePerPixC[DC__NUM_DPP__MAX]; 3276 double dummy1[DC__NUM_DPP__MAX]; 3277 double dummy2[DC__NUM_DPP__MAX]; 3278 double dummy3[DC__NUM_DPP__MAX]; 3279 double dummy4[DC__NUM_DPP__MAX]; 3280 int dummy5[DC__NUM_DPP__MAX]; 3281 int dummy6[DC__NUM_DPP__MAX]; 3282 bool dummy7[DC__NUM_DPP__MAX]; 5571 double LinesInDETY[DC__NUM_DPP__MAX]; [all …]
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn314/ |
| H A D | display_mode_vba_314.c | 3289 int BytePerPixY[DC__NUM_DPP__MAX]; 3290 int BytePerPixC[DC__NUM_DPP__MAX]; 3295 double dummy1[DC__NUM_DPP__MAX]; 3296 double dummy2[DC__NUM_DPP__MAX]; 3297 double dummy3[DC__NUM_DPP__MAX]; 3298 double dummy4[DC__NUM_DPP__MAX]; 3299 int dummy5[DC__NUM_DPP__MAX]; 3300 int dummy6[DC__NUM_DPP__MAX]; 3301 bool dummy7[DC__NUM_DPP__MAX]; 5665 double LinesInDETY[DC__NUM_DPP__MAX]; [all …]
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_mode_vba_21.c | 5303 double LinesInDETY[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport() 5305 unsigned int LinesInDETYRoundedDownToSwath[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport() 5307 double FullDETBufferingTimeY[DC__NUM_DPP__MAX]; in CalculateWatermarksAndDRAMSpeedChangeSupport()
|
| /linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_mode_vba_20.c | 2233 double final_flip_bw[DC__NUM_DPP__MAX]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2234 unsigned int ImmediateFlipBytes[DC__NUM_DPP__MAX]; in dml20_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|
| H A D | display_mode_vba_20v2.c | 2267 double final_flip_bw[DC__NUM_DPP__MAX]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation() 2268 unsigned int ImmediateFlipBytes[DC__NUM_DPP__MAX]; in dml20v2_DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
|