Home
last modified time | relevance | path

Searched refs:DCCEnable (Results 1 – 19 of 19) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_util_32.h338 bool DCCEnable[],
436 bool DCCEnable,
511 bool DCCEnable,
791 bool DCCEnable,
901 bool DCCEnable[],
952 bool DCCEnable[],
1039 bool DCCEnable[],
H A Ddisplay_mode_vba_util_32.c1774 bool DCCEnable[], in dml32_CalculateSurfaceSizeInMall() argument
2022 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2096 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2225 myPipe[k].DCCEnable, in dml32_CalculateVMRowAndSwath()
2264 bool DCCEnable, in dml32_CalculateVMAndRowBytes() argument
2372 if (DCCEnable != true) { in dml32_CalculateVMAndRowBytes()
2671 bool DCCEnable, in dml32_CalculateRowBandwidth() argument
4135 bool DCCEnable, in dml32_CalculateFlipSchedule() argument
4882 bool DCCEnable[], in dml32_CalculateMetaAndPTETimes() argument
5153 bool DCCEnable[], in dml32_CalculateVMGroupAndRequestTimes() argument
[all …]
H A Ddisplay_mode_vba_32.c390 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
574 if (mode_lib->vba.DCCEnable[k]) in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1056 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1298 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1349 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1392 mode_lib->vba.DCCEnable[k], in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1556 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
1620 mode_lib->vba.DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2654 mode_lib->vba.DCCEnable, in dml32_ModeSupportAndSystemConfigurationFull()
3284 …mmy_vars.dml32_ModeSupportAndSystemConfigurationFull.myPipe.DCCEnable = mode_lib->vba.DCCEnable[k]; in dml32_ModeSupportAndSystemConfigurationFull()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn30/
H A Ddisplay_mode_vba_30.c183 bool DCCEnable,
227 bool DCCEnable,
260 bool DCCEnable,
318 bool DCCEnable[],
1656 bool DCCEnable, in CalculateVMAndRowBytes() argument
2434 myPipe.DCCEnable = v->DCCEnable[k]; in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2753 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2856 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
2905 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
3028 v->DCCEnable, in DISPCLKDPPCLKDCFCLKDeepSleepPrefetchParametersWatermarksAndPerformanceCalculation()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn21/
H A Ddisplay_mode_vba_21.c104 bool DCCEnable,
172 bool DCCEnable,
235 bool DCCEnable,
267 bool DCCEnable,
311 bool DCCEnable[],
657 bool DCCEnable, in CalculatePrefetchSchedule() argument
1257 bool DCCEnable, in CalculateVMAndRowBytes() argument
3126 bool DCCEnable, in CalculateActiveRowBandwidth() argument
3180 bool DCCEnable, in CalculateFlipSchedule() argument
5265 bool DCCEnable[], in CalculateWatermarksAndDRAMSpeedChangeSupport()
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn31/
H A Ddisplay_mode_vba_31.c200 bool DCCEnable,
240 bool DCCEnable,
410 bool DCCEnable[],
459 bool DCCEnable[],
518 bool DCCEnable[],
1790 bool DCCEnable, argument
2611 myPipe.DCCEnable = v->DCCEnable[k];
3017 v->DCCEnable,
3066 v->DCCEnable,
3249 v->DCCEnable,
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn314/
H A Ddisplay_mode_vba_314.c209 bool DCCEnable,
249 bool DCCEnable,
419 bool DCCEnable[],
468 bool DCCEnable[],
527 bool DCCEnable[],
1807 bool DCCEnable, argument
2630 myPipe.DCCEnable = v->DCCEnable[k];
3036 v->DCCEnable,
3085 v->DCCEnable,
3268 v->DCCEnable,
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/dcn20/
H A Ddisplay_mode_vba_20.c83 bool DCCEnable,
134 bool DCCEnable,
183 bool DCCEnable,
212 bool DCCEnable,
466 bool DCCEnable, in CalculatePrefetchSchedule()
589 } else if (DCCEnable) in CalculatePrefetchSchedule()
710 || DCCEnable) ? in CalculatePrefetchSchedule()
858 bool DCCEnable, in CalculateVMAndRowBytes() argument
895 if (DCCEnable == true) { in CalculateVMAndRowBytes()
3039 bool DCCEnable, in CalculateActiveRowBandwidth() argument
[all …]
H A Ddisplay_mode_vba_20v2.c108 bool DCCEnable,
158 bool DCCEnable,
207 bool DCCEnable,
236 bool DCCEnable,
558 bool DCCEnable, in CalculatePrefetchSchedule() argument
649 } else if (DCCEnable) in CalculatePrefetchSchedule()
770 || DCCEnable) ? in CalculatePrefetchSchedule()
918 bool DCCEnable, in CalculateVMAndRowBytes() argument
955 if (DCCEnable == true) { in CalculateVMAndRowBytes()
3112 bool DCCEnable, in CalculateActiveRowBandwidth() argument
[all …]
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/
H A Ddisplay_mode_core.c235 dml_bool_t DCCEnable,
296 dml_bool_t DCCEnable,
329 dml_bool_t DCCEnable,
505 dml_bool_t DCCEnable[],
556 dml_bool_t DCCEnable[],
670 dml_bool_t DCCEnable[],
1911 dml_bool_t DCCEnable, in CalculateRowBandwidth() argument
1967 dml_bool_t DCCEnable, in CalculateFlipSchedule() argument
2451 dml_bool_t DCCEnable, in CalculateVMAndRowBytes() argument
6381 myPipe->DCCEnable = mode_lib->ms.cache_display_cfg.surface.DCCEnable[k]; in dml_prefetch_check()
[all …]
H A Ddml2_utils.c106 dml_surface_array->DCCEnable[dst_index] = dml_surface_array->DCCEnable[src_index]; in dml2_util_copy_dml_surface()
H A Ddisplay_mode_core_structs.h470 dml_bool_t DCCEnable; member
592 dml_bool_t DCCEnable[__DML_NUM_PLANES__]; member
1569 dml_bool_t *DCCEnable; member
H A Ddisplay_mode_util.c600 dml_print("DML: surface_cfg: plane=%d, DCCEnable = %d\n", i, surface->DCCEnable[i]); in dml_print_dml_display_cfg_surface()
H A Ddml2_translation_helper.c900 out->DCCEnable[location] = false; in populate_dummy_dml_surface_cfg()
919 out->DCCEnable[location] = in->dcc.enable; in populate_dml_surface_cfg_from_plane_state()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h117 bool DCCEnable; member
H A Ddisplay_mode_vba.h478 bool DCCEnable[DC__NUM_DPP__MAX]; member
H A Ddisplay_mode_vba.c609 mode_lib->vba.DCCEnable[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
/linux-6.15/drivers/gpu/drm/amd/display/dc/dml2/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h122 bool DCCEnable; member
1293 bool DCCEnable; member
H A Ddml2_core_dcn4_calcs.c1683 if (!p->DCCEnable || !p->mrq_present) { in CalculateVMAndRowBytes()
1728 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->DCCEnable); in CalculateVMAndRowBytes()
1953 bool DCCEnable, in CalculateRowBandwidth() argument
1970 if (!DCCEnable || !mrq_present) { in CalculateRowBandwidth()
2939 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
3017 scratch->calculate_vm_and_row_bytes_params.DCCEnable = p->myPipe[k].DCCEnable; in CalculateVMRowAndSwath()
3195 p->myPipe[k].DCCEnable, in CalculateVMRowAndSwath()
5207 dml2_printf("DML::%s: DCCEnable = %u\n", __func__, p->myPipe->DCCEnable); in CalculatePrefetchSchedule()
9024 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_support()
11256 myPipe->DCCEnable = display_cfg->plane_descriptors[k].surface.dcc.enable; in dml_core_mode_programming()
[all …]