Home
last modified time | relevance | path

Searched refs:CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h3185 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x00000003 macro
H A Dgfx_7_2_sh_mask.h2578 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x3 macro
H A Dgfx_8_0_sh_mask.h3142 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x3 macro
H A Dgfx_8_1_sh_mask.h3664 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT 0x3 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h19401 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_9_1_sh_mask.h20708 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_9_2_1_sh_mask.h20635 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_9_4_3_sh_mask.h22765 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_9_4_2_sh_mask.h12862 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_11_5_0_sh_mask.h22797 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_11_0_0_sh_mask.h26785 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_10_1_0_sh_mask.h27310 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_11_0_3_sh_mask.h29285 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro
H A Dgc_10_3_0_sh_mask.h25571 #define CP_WAIT_SEM_ADDR_LO__SEM_ADDR_LO__SHIFT macro