Home
last modified time | relevance | path

Searched refs:CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h2220 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_0_sh_mask.h2754 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
H A Dgfx_8_1_sh_mask.h3276 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT 0x4 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h828 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_1_sh_mask.h727 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_2_1_sh_mask.h716 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_4_3_sh_mask.h766 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_9_4_2_sh_mask.h1349 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_11_5_0_sh_mask.h20023 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_11_0_0_sh_mask.h23984 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_12_0_0_sh_mask.h13844 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h6311 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h26330 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h6884 #define CP_MEC_CNTL__MEC_INVALIDATE_ICACHE__SHIFT macro