Home
last modified time | relevance | path

Searched refs:CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h1524 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
H A Dgfx_8_0_sh_mask.h1962 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
H A Dgfx_8_1_sh_mask.h2484 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11283 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_1_sh_mask.h12759 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h12544 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h14488 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h2679 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h12459 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h15765 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h12174 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h18248 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h17956 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h16596 #define CP_ME1_PIPE0_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro