Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2392 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000L macro
H A Dgfx_7_2_sh_mask.h1217 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
H A Dgfx_8_0_sh_mask.h1551 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
H A Dgfx_8_1_sh_mask.h2075 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11049 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h12526 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h12330 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h14057 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h2346 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_5_0_sh_mask.h12265 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_0_0_sh_mask.h15449 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h17992 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h17604 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h16256 #define CP_INT_CNTL_RING1__GENERIC0_INT_ENABLE_MASK … macro