Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT (Results 1 – 11 of 11) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h10987 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_9_1_sh_mask.h12464 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_9_2_1_sh_mask.h12268 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_9_4_3_sh_mask.h13995 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_9_4_2_sh_mask.h2284 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_11_5_0_sh_mask.h12210 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_11_0_0_sh_mask.h15394 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_12_0_0_sh_mask.h11830 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h17925 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h17549 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h16189 #define CP_INT_CNTL_RING0__GPF_INT_ENABLE__SHIFT macro