Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK (Results 1 – 15 of 15) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2372 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000L macro
H A Dgfx_7_2_sh_mask.h1189 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000 macro
H A Dgfx_8_0_sh_mask.h1517 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000 macro
H A Dgfx_8_1_sh_mask.h2041 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK 0x20000000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11014 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h12491 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h12295 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h14022 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h2311 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_11_5_0_sh_mask.h12240 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_11_0_0_sh_mask.h15424 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_12_0_0_sh_mask.h11860 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h17955 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h17579 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h16219 #define CP_INT_CNTL_RING0__GENERIC2_INT_ENABLE_MASK … macro