Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK (Results 1 – 15 of 15) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h2368 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000L macro
H A Dgfx_7_2_sh_mask.h1193 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
H A Dgfx_8_0_sh_mask.h1521 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
H A Dgfx_8_1_sh_mask.h2045 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK 0x80000000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11016 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h12493 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h12297 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h14024 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h2313 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_5_0_sh_mask.h12242 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_0_0_sh_mask.h15426 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_12_0_0_sh_mask.h11862 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h17957 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h17581 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h16221 #define CP_INT_CNTL_RING0__GENERIC0_INT_ENABLE_MASK … macro