Home
last modified time | relevance | path

Searched refs:CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT (Results 1 – 6 of 6) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_sh_mask.h12207 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h15391 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h11827 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h17922 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h17546 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h16186 #define CP_INT_CNTL_RING0__DMA_WATCH_INT_ENABLE__SHIFT … macro