Home
last modified time | relevance | path

Searched refs:CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h3356 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT 0x1c macro
H A Dgfx_8_0_sh_mask.h3972 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT 0x1c macro
H A Dgfx_8_1_sh_mask.h4494 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT 0x1c macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12903 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_9_1_sh_mask.h14203 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h14068 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h16434 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h4000 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h14074 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h17380 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h13279 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h20314 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h19619 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h18468 #define CP_HQD_PQ_CONTROL__UNORD_DISPATCH__SHIFT … macro