Home
last modified time | relevance | path

Searched refs:CP_HQD_HQ_CONTROL0__CONTROL__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h4080 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h4602 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT 0x0 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h13048 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_9_1_sh_mask.h14348 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_9_2_1_sh_mask.h14213 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_9_4_3_sh_mask.h16582 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_9_4_2_sh_mask.h4146 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_11_5_0_sh_mask.h14281 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_11_0_0_sh_mask.h17587 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_12_0_0_sh_mask.h13478 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_10_1_0_sh_mask.h20467 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_11_0_3_sh_mask.h19832 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro
H A Dgc_10_3_0_sh_mask.h18620 #define CP_HQD_HQ_CONTROL0__CONTROL__SHIFT macro