Home
last modified time | relevance | path

Searched refs:CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h4118 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT 0x1d macro
H A Dgfx_8_1_sh_mask.h4640 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT 0x1d macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h13088 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_9_1_sh_mask.h14388 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h14253 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h16622 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h4186 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h14324 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h17630 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h20510 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h19875 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h18663 #define CP_HQD_EOP_CONTROL__SIG_SEM_RESULT__SHIFT … macro