Home
last modified time | relevance | path

Searched refs:CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_8_0_sh_mask.h3882 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT 0x8 macro
H A Dgfx_8_1_sh_mask.h4404 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT 0x8 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12766 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_9_1_sh_mask.h14066 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13931 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h16294 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h3862 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h20795 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h24755 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h14222 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h20167 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h27194 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h18322 #define CP_HPD_STATUS0__QUEUE_AVAILABLE__SHIFT … macro