Home
last modified time | relevance | path

Searched refs:CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h1504 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
H A Dgfx_8_0_sh_mask.h1938 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
H A Dgfx_8_1_sh_mask.h2460 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT 0x1d macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11883 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_1_sh_mask.h13309 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h13087 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_4_3_sh_mask.h15092 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h3285 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h13014 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h16320 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h12390 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h18863 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h18563 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h17211 #define CPC_INT_CNTL__GENERIC2_INT_ENABLE__SHIFT … macro