Home
last modified time | relevance | path

Searched refs:CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK (Results 1 – 14 of 14) sorted by relevance

/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h1505 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
H A Dgfx_8_0_sh_mask.h1939 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
H A Dgfx_8_1_sh_mask.h2461 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK 0x40000000 macro
/linux-6.15/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h11897 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_9_1_sh_mask.h13323 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_9_2_1_sh_mask.h13101 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_9_4_3_sh_mask.h15106 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_9_4_2_sh_mask.h3299 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_11_5_0_sh_mask.h13028 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_11_0_0_sh_mask.h16334 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_12_0_0_sh_mask.h12404 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h18877 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h18577 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h17225 #define CPC_INT_CNTL__GENERIC1_INT_ENABLE_MASK … macro