Searched refs:CORE_BRIDGE_SW_RESET (Results 1 – 1 of 1) sorted by relevance
18 #define CORE_BRIDGE_SW_RESET BIT(0) macro73 writel(CORE_BRIDGE_SW_RESET | CORE_BRIDGE_HW_RESET_DISABLE, in iris_vpu3_power_off_hardware()