Home
last modified time | relevance | path

Searched refs:CLK_TOP_SPI (Results 1 – 21 of 21) sorted by relevance

/linux-6.15/include/dt-bindings/clock/
H A Dmt7629-clk.h73 #define CLK_TOP_SPI 63 macro
H A Dmediatek,mt7981-clk.h58 #define CLK_TOP_SPI 45 macro
H A Dmt8516-clk.h100 #define CLK_TOP_SPI 68 macro
H A Dmt6765-clk.h94 #define CLK_TOP_SPI 59 macro
H A Dmt6779-clk.h17 #define CLK_TOP_SPI 7 macro
H A Dmt8186-clk.h30 #define CLK_TOP_SPI 11 macro
H A Dmediatek,mt8188-clk.h36 #define CLK_TOP_SPI 25 macro
H A Dmt8195-clk.h39 #define CLK_TOP_SPI 27 macro
/linux-6.15/drivers/clk/mediatek/
H A Dclk-mt7981-topckgen.c68 FACTOR(CLK_TOP_SPI, "spi", "spi_sel", 1, 1),
H A Dclk-mt8186-topckgen.c531 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt8516.c571 GATE_TOP1(CLK_TOP_SPI, "spi", "spi_sel", 23),
H A Dclk-mt8167.c780 GATE_TOP1(CLK_TOP_SPI, "spi", "spi_sel", 23),
H A Dclk-mt7629.c416 FACTOR(CLK_TOP_SPI, "spi", "spi0_sel", 1, 1),
H A Dclk-mt8188-topckgen.c1018 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt8195-topckgen.c939 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "top_spi",
H A Dclk-mt6779.c686 MUX_GATE_CLR_SET_UPD(CLK_TOP_SPI, "spi_sel", spi_parents,
H A Dclk-mt6765.c142 FACTOR(CLK_TOP_SPI, "spi_ck", "spi_sel", 1, 1),
/linux-6.15/arch/arm64/boot/dts/mediatek/
H A Dmt8186.dtsi1367 <&topckgen CLK_TOP_SPI>,
1414 <&topckgen CLK_TOP_SPI>,
1427 <&topckgen CLK_TOP_SPI>,
1440 <&topckgen CLK_TOP_SPI>,
1453 <&topckgen CLK_TOP_SPI>,
1466 <&topckgen CLK_TOP_SPI>,
H A Dmt8188.dtsi1548 <&topckgen CLK_TOP_SPI>,
1594 <&topckgen CLK_TOP_SPI>,
1607 <&topckgen CLK_TOP_SPI>,
1620 <&topckgen CLK_TOP_SPI>,
1633 <&topckgen CLK_TOP_SPI>,
1646 <&topckgen CLK_TOP_SPI>,
H A Dmt8516.dtsi406 <&topckgen CLK_TOP_SPI>;
H A Dmt8195.dtsi1114 <&topckgen CLK_TOP_SPI>,
1174 <&topckgen CLK_TOP_SPI>,
1188 <&topckgen CLK_TOP_SPI>,
1202 <&topckgen CLK_TOP_SPI>,
1216 <&topckgen CLK_TOP_SPI>,
1230 <&topckgen CLK_TOP_SPI>,