Home
last modified time | relevance | path

Searched refs:CH1 (Results 1 – 13 of 13) sorted by relevance

/linux-6.15/Documentation/devicetree/bindings/sound/
H A Daudio-iio-aux.yaml61 io-channel-names = "CH0", "CH1", "CH2", "CH3";
62 /* Invert CH1 and CH2 */
/linux-6.15/Documentation/devicetree/bindings/input/
H A Diqs62x-keys.yaml52 | 2 | CH1 Touch | x | x | x | x | x |
55 | 3 | CH1 Proximity | x | x | x | x | x |
/linux-6.15/drivers/scsi/
H A Daha152x.c1227 SETPORT(SXFRCTL0, CH1); in reset_ports()
1396 SETPORT(SXFRCTL0, CH1); in busfree_run()
1993 SETPORT(SXFRCTL0, CH1|CLRSTCNT); in datai_init()
1994 SETPORT(SXFRCTL0, CH1|SCSIEN|DMAEN); in datai_init()
2114 SETPORT(SXFRCTL0, CH1|CLRSTCNT); in datai_end()
2127 SETPORT(SXFRCTL0, CH1|CLRSTCNT); in datao_init()
2128 SETPORT(SXFRCTL0, CH1|SCSIEN|DMAEN); in datao_init()
2216 SETPORT(SXFRCTL0, CH1); in datao_end()
2370 SETPORT(SXFRCTL0, CH1); in is_complete()
2393 SETPORT(SXFRCTL0, CH1|SPIOEN); in is_complete()
[all …]
H A Daha152x.h77 #define CH1 0x20 macro
/linux-6.15/Documentation/firmware-guide/acpi/
H A Dintel-pmc-mux.rst42 Device (CH1)
138 Device (CH1)
/linux-6.15/Documentation/devicetree/bindings/iio/adc/
H A Dmicrochip,mcp3564.yaml174 /* CH1 to AGND */
176 label = "CH1";
H A Dti,ads7924.yaml98 label = "CH1";
/linux-6.15/Documentation/devicetree/bindings/iio/frequency/
H A Dadi,admfm2000.yaml56 CTRL-A CTRL-B CH1 Status CH2 Status
/linux-6.15/Documentation/devicetree/bindings/leds/backlight/
H A Dmediatek,mt6370-backlight.yaml91 - 3: CH1
/linux-6.15/Documentation/hwmon/
H A Dsmpro-hwmon.rst61 temp6_input millicelsius RO Temperature of DIMM0 on CH1
/linux-6.15/arch/arm64/boot/dts/freescale/
H A Dimx93.dtsi274 <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH>, // 4: GPIO1 CH1
294 <GIC_SPI 119 IRQ_TYPE_LEVEL_HIGH>, // 24: TPM1 CH1/CH3
297 <GIC_SPI 122 IRQ_TYPE_LEVEL_HIGH>, // 27: TMP2 CH1/CH3
/linux-6.15/arch/arm/boot/dts/st/
H A Dstm32mp135f-dhcor-dhsbc.dts337 &timers13 { /* Expansion connector: CH1:pin32 */
/linux-6.15/drivers/net/wireless/realtek/rtw89/
H A Dpci.c1037 DEF_TXCHADDRS_TYPE2(BE, ACH1, CH1, _V1),