| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | R600ClauseMergePass.cpp | 103 CFAlu.getOperand(CntIdx).setImm(getCFAluSize(CFAlu) + getCFAluSize(MI)); in cleanPotentialDisabledCFAlu() 154 RootCFAlu.getOperand(Mode0Idx).setImm( in mergeIfPossible() 156 RootCFAlu.getOperand(KBank0Idx).setImm( in mergeIfPossible() 159 .setImm(LatrCFAlu.getOperand(KBank0LineIdx).getImm()); in mergeIfPossible() 162 RootCFAlu.getOperand(Mode1Idx).setImm( in mergeIfPossible() 164 RootCFAlu.getOperand(KBank1Idx).setImm( in mergeIfPossible() 167 .setImm(LatrCFAlu.getOperand(KBank1LineIdx).getImm()); in mergeIfPossible() 169 RootCFAlu.getOperand(CntIdx).setImm(CumuledInsts); in mergeIfPossible()
|
| H A D | R600InstrInfo.cpp | 762 PredSet->getOperand(2).setImm(Cond[1].getImm()); in insertBranch() 910 MO.setImm(R600::PRED_SETNE_INT); in reverseBranchCondition() 913 MO.setImm(R600::PRED_SETE_INT); in reverseBranchCondition() 916 MO.setImm(R600::PRED_SETNE); in reverseBranchCondition() 919 MO.setImm(R600::PRED_SETE); in reverseBranchCondition() 950 MI.getOperand(8).setImm(0); in PredicateInstruction() 1334 MIB->getOperand(20).setImm(0); in buildSlotOfVectorInstruction() 1367 MI.getOperand(Idx).setImm(Imm); in setImmOperand() 1452 FlagOp.setImm(1); in addFlag() 1465 FlagOp.setImm(0); in clearFlag() [all …]
|
| H A D | R600Packetizer.cpp | 218 MI->getOperand(LastOp).setImm(Bit); in setIsLastBit() 299 MI->getOperand(Op).setImm(BS[i]); in addToPacket() 303 MI.getOperand(Op).setImm(BS.back()); in addToPacket()
|
| H A D | SIShrinkInstructions.cpp | 243 Src1.setImm(SignExtend32(Src1.getImm(), 32)); in shrinkScalarCompare() 257 Src1.setImm(SignExtend64(Src1.getImm(), 32)); in shrinkScalarCompare() 549 SrcImm->setImm(NewImm); in shrinkScalarLogicOp() 807 Src.setImm(ReverseImm); in runOnMachineFunction() 847 Src1->setImm(SignExtend64(Src1->getImm(), 32)); in runOnMachineFunction() 869 Src.setImm(SignExtend64(Src.getImm(), 32)); in runOnMachineFunction() 872 Src.setImm(ReverseImm); in runOnMachineFunction()
|
| H A D | R600ControlFlowFinalizer.cpp | 434 ClauseHead.getOperand(7).setImm(ClauseContent.size() - 1); in MakeALUClause() 451 Clause.first->getOperand(0).setImm(0); in EmitALUClause() 461 MI.getOperand(0).setImm(Addr + MI.getOperand(0).getImm()); in CounterPropagateAddr() 605 IfOrElseInst->getOperand(1).setImm(1); in runOnMachineFunction()
|
| H A D | SIFoldOperands.cpp | 276 Mod.setImm(NewModVal | SISrcMods::OP_SEL_1); in tryFoldImmWithOpSel() 287 Mod.setImm(NewModVal); in tryFoldImmWithOpSel() 295 Mod.setImm(NewModVal); in tryFoldImmWithOpSel() 305 Mod.setImm(NewModVal | SISrcMods::OP_SEL_0 | SISrcMods::OP_SEL_1); in tryFoldImmWithOpSel() 313 Mod.setImm(NewModVal | SISrcMods::OP_SEL_0); in tryFoldImmWithOpSel() 1557 DefClamp->setImm(1); in tryFoldClamp() 1717 DefOMod->setImm(OMod); in tryFoldOMod()
|
| H A D | SIPeepholeSDWA.cpp | 407 SrcSel->setImm(getSrcSel()); in convertToSDWA() 408 SrcMods->setImm(getSrcMods(TII, Src)); in convertToSDWA() 452 DstSel->setImm(getDstSel()); in convertToSDWA() 455 DstUnused->setImm(getDstUnused()); in convertToSDWA()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyRegisterInfo.cpp | 82 MI.getOperand(OffsetOperandNum).setImm(Offset); in eliminateFrameIndex() 105 ImmMO.setImm(ImmMO.getImm() + uint32_t(FrameOffset)); in eliminateFrameIndex()
|
| H A D | WebAssemblySetP2AlignOperands.cpp | 74 MI.getOperand(OperandNo).setImm(P2Align); in rewriteP2Align()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86CompressEVEX.cpp | 138 Imm.setImm(Imm.getImm() * Scale); in performCustomAdjustments() 155 Imm.setImm(0x20 | ((ImmVal & 2) << 3) | (ImmVal & 1)); in performCustomAdjustments()
|
| H A D | X86InstrBuilder.h | 136 MI->getOperand(Operand + 1).setImm(1); in setDirectAddressInInstr()
|
| H A D | X86InstrInfo.h | 198 I.getOperand(2).setImm(V); in setFrameAdjustment() 200 I.getOperand(1).setImm(V); in setFrameAdjustment()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64StackTaggingPreRA.cpp | 329 TagOp.setImm(0); in findFirstSlotCandidate() 331 TagOp.setImm(MaxScoreST.Tag); in findFirstSlotCandidate()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCMIPeephole.cpp | 710 MI.getOperand(3).setImm(3 - Immed); in simplifyCode() 849 MI.getOperand(2).setImm(NewElem); in simplifyCode() 1254 MI.getOperand(2).setImm(0); in simplifyCode() 1797 BI1->getOperand(0).setImm(NewPredicate1); in eliminateRedundantCompare() 1800 BI2->getOperand(0).setImm(NewPredicate2); in eliminateRedundantCompare() 1803 CMPI1->getOperand(2).setImm(NewImm1); in eliminateRedundantCompare() 1816 CMPI2->getOperand(2).setImm(NewImm2); in eliminateRedundantCompare() 1920 MI.getOperand(2).setImm(NewSH); in emitRLDICWhenLoweringJumpTables() 1921 MI.getOperand(3).setImm(NewMB); in emitRLDICWhenLoweringJumpTables()
|
| H A D | PPCVSXSwapRemoval.cpp | 872 MI->getOperand(2).setImm(EltNo); in handleSpecialSwappables() 874 MI->getOperand(1).setImm(EltNo); in handleSpecialSwappables() 896 MI->getOperand(3).setImm(Selector); in handleSpecialSwappables()
|
| H A D | PPCInstrInfo.cpp | 1195 MI.getOperand(4).setImm((ME + 1) & 31); in commuteInstructionImpl() 1196 MI.getOperand(5).setImm((MB - 1) & 31); in commuteInstructionImpl() 2521 UseMI->getOperand(0).setImm(Pred); in optimizeCompareInstr() 2522 CmpInstr.getOperand(2).setImm(0); in optimizeCompareInstr() 2701 MI->getOperand(2).setImm(Mask); in optimizeCompareInstr() 2710 MI->getOperand(2).setImm(Mask); in optimizeCompareInstr() 3822 MI.getOperand(2).setImm(0); in combineRLWINM() 3847 MI.getOperand(2).setImm(NewSH); in combineRLWINM() 3850 MI.getOperand(3).setImm(NewMB); in combineRLWINM() 3851 MI.getOperand(4).setImm(NewME); in combineRLWINM() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZShortenInst.cpp | 103 MI.getOperand(1).setImm(Imm >> 16); in shortenIIF() 373 ImmMO.setImm(ImmMO.getImm() & 0xfff); in processBlock()
|
| H A D | SystemZInstrInfo.cpp | 92 LowOffsetOp.setImm(LowOffsetOp.getImm() + 8); in splitMove() 146 OffsetMO.setImm(Offset); in splitAdjDynAlloc() 162 MI.getOperand(1).setImm(uint32_t(MI.getOperand(1).getImm())); in expandRIPseudo() 313 WorkingMI.getOperand(4).setImm(CCMask ^ CCValid); in commuteInstructionImpl() 490 Cond[1].setImm(Cond[1].getImm() ^ Cond[0].getImm()); in reverseBranchCondition() 1516 MI.getOperand(5).setImm(MI.getOperand(5).getImm() ^ 32); in expandPostRAPseudo() 1903 CCMaskMO.setImm(NewCCMask); in prepareCompareSwapOperands()
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/MC/ |
| H A D | MCInst.h | 85 void setImm(int64_t Val) { in setImm() function
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/BPF/Disassembler/ |
| H A D | BPFDisassembler.cpp | 203 Op.setImm(Make_64(Hi, Op.getImm())); in getInstruction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMMCInstLower.cpp | 177 MCOp.setImm(Enc); in LowerARMMachineInstrToMCInst()
|
| H A D | MVEVPTBlockPass.cpp | 229 Iter->getOperand(OpIdx).setImm(CurrentPredicate); in CreateVPTBlock()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonVExtract.cpp | 187 Op.setImm(MaxAlign->value()); in runOnMachineFunction()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/Disassembler/ |
| H A D | LanaiDisassembler.cpp | 116 Instr.getOperand(2).setImm(0); in PostOperandDecodeAdjust()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Lanai/ |
| H A D | LanaiRegisterInfo.cpp | 212 MI.getOperand(3).setImm(LPAC::SUB); in eliminateFrameIndex()
|