Home
last modified time | relevance | path

Searched refs:pll_type (Results 1 – 7 of 7) sorted by relevance

/freebsd-14.2/sys/dev/bhnd/cores/chipc/pwrctl/
H A Dbhnd_pwrctl_subr.c84 uint8_t pll_type, uint32_t *fixed_hz) in bhnd_pwrctl_si_clkreg_m() argument
86 switch (pll_type) { in bhnd_pwrctl_si_clkreg_m()
107 uint32_t pll_type, uint32_t n, uint32_t m) in bhnd_pwrctl_si_clock_rate() argument
115 if (pll_type == CHIPC_PLL_TYPE3) in bhnd_pwrctl_si_clock_rate()
132 uint8_t pll_type, uint32_t *fixed_hz) in bhnd_pwrctl_cpu_clkreg_m() argument
134 switch (pll_type) { in bhnd_pwrctl_cpu_clkreg_m()
198 switch (pll_type) { in bhnd_pwrctl_clock_rate()
229 if (pll_type == CHIPC_PLL_TYPE3 || pll_type == CHIPC_PLL_TYPE7) { in bhnd_pwrctl_clock_rate()
245 switch (pll_type) { in bhnd_pwrctl_clock_rate()
251 if (pll_type == CHIPC_PLL_TYPE1 || pll_type == CHIPC_PLL_TYPE3) in bhnd_pwrctl_clock_rate()
[all …]
H A Dbhnd_pwrctlvar.h40 uint32_t bhnd_pwrctl_clock_rate(uint32_t pll_type, uint32_t n,
44 uint8_t pll_type, uint32_t *fixed_hz);
46 uint32_t pll_type, uint32_t n, uint32_t m);
49 uint8_t pll_type, uint32_t *fixed_hz);
51 uint32_t pll_type, uint32_t n, uint32_t m);
/freebsd-14.2/sys/dev/bhnd/cores/chipc/
H A Dchipc.h77 uint8_t pll_type; /**< PLL type */ member
H A Dchipc_subr.c298 caps->pll_type, CC_TFS(jtag_master)); in chipc_print_caps()
H A Dchipc.c464 caps->pll_type = CHIPC_GET_BITS(cap_reg, CHIPC_CAP_PLL); in chipc_read_caps()
/freebsd-14.2/sys/arm/nvidia/tegra124/
H A Dtegra124_clk_pll.c50 enum pll_type { enum
105 enum pll_type type;
389 enum pll_type type;
/freebsd-14.2/sys/arm64/nvidia/tegra210/
H A Dtegra210_clk_pll.c53 enum pll_type { enum
132 enum pll_type type;
575 enum pll_type type;