Home
last modified time | relevance | path

Searched refs:isVGPR (Results 1 – 12 of 12) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AMDGPU/
H A DSIShrinkInstructions.cpp407 if (Src1.isReg() && TRI->isVGPR(*MRI, Src1.getReg())) in shrinkMadFma()
409 else if (Src0.isReg() && TRI->isVGPR(*MRI, Src0.getReg())) in shrinkMadFma()
435 if (Src2.isReg() && TRI->isVGPR(*MRI, Src2.getReg())) { in shrinkMadFma()
653 if (!TRI->isVGPR(*MRI, X)) in matchSwap()
676 if (!TRI->isVGPR(*MRI, Y)) in matchSwap()
H A DSIRegisterInfo.h295 bool isVGPR(const MachineRegisterInfo &MRI, Register Reg) const;
298 return isVGPR(MRI, Reg) || isAGPR(MRI, Reg); in isVectorRegister()
H A DSIPreAllocateWWMRegs.cpp97 if (!TRI->isVGPR(*MRI, Reg)) in processDef()
H A DSIFoldOperands.cpp588 !TII->getRegisterInfo().isVGPR(*MRI, OtherOp.getReg())) in tryAddToFoldList()
970 if (TRI->isAGPR(*MRI, Reg0) && TRI->isVGPR(*MRI, Reg1)) in foldOperand()
972 else if (TRI->isVGPR(*MRI, Reg0) && TRI->isAGPR(*MRI, Reg1)) in foldOperand()
1736 if (!ST->hasGFX90AInsts() || !TRI->isVGPR(*MRI, Reg) || in tryFoldRegSequence()
1762 if (!TRI->isVGPR(*MRI, Reg) || !MRI->hasOneNonDBGUse(Reg)) in tryFoldRegSequence()
1885 if (!TRI->isVGPR(*MRI, PhiOut)) in tryFoldPhiAGPR()
1996 if (DefReg.isPhysical() || !TRI->isVGPR(*MRI, DefReg)) in tryFoldLoad()
H A DGCNHazardRecognizer.cpp752 if (!Use.isReg() || !TRI->isVGPR(MF.getRegInfo(), Use.getReg())) in checkDPPHazards()
1500 if (Use.isReg() && TRI.isVGPR(MF.getRegInfo(), Use.getReg())) in fixVALUPartialForwardingHazard()
1649 if (Use.isReg() && TRI.isVGPR(MF.getRegInfo(), Use.getReg())) in fixVALUTransUseHazard()
1813 if (!TRI.isVGPR(MRI, AmtReg) || ((AmtReg - AMDGPU::VGPR0) & 7) != 7) in fixShift64HighRegBug()
2016 if (!Use.isReg() || !TRI.isVGPR(MF.getRegInfo(), Use.getReg())) in checkMAIHazards908()
2381 if (!Op.isReg() || !TRI.isVGPR(MF.getRegInfo(), Op.getReg())) in checkMAILdStHazards()
H A DSIInstrInfo.cpp3408 bool isVGPRCopy = RI.isVGPR(*MRI, DstReg); in FoldImmediate()
4315 if (!Src1->isReg() || !RI.isVGPR(MRI, Src1->getReg())) in canShrink()
4328 if (!Src2->isReg() || !RI.isVGPR(MRI, Src2->getReg()) || in canShrink()
4339 if (Src1 && (!Src1->isReg() || !RI.isVGPR(MRI, Src1->getReg()) || in canShrink()
5755 if (Src0.isReg() && RI.isVGPR(MRI, Src0.getReg())) { in legalizeOperandsVOP2()
5761 if (Src1.isReg() && RI.isVGPR(MRI, Src1.getReg())) { in legalizeOperandsVOP2()
5781 if (!RI.isVGPR(MRI, MI.getOperand(Src2Idx).getReg())) in legalizeOperandsVOP2()
5794 RI.isVGPR(MRI, Src1.getReg())) { in legalizeOperandsVOP2()
5937 !RI.isVGPR(MRI, MI.getOperand(VOP3Idx[2]).getReg())) in legalizeOperandsVOP3()
7252 RI.isVGPR(MRI, Inst.getOperand(1).getReg())) { in moveToVALUImpl()
[all …]
H A DSIRegisterInfo.cpp1223 bool IsVGPR = TRI->isVGPR(MRI, Reg); in spillVGPRtoAGPR()
1225 if (IsVGPR == TRI->isVGPR(MRI, ValueReg)) { in spillVGPRtoAGPR()
3003 bool SIRegisterInfo::isVGPR(const MachineRegisterInfo &MRI, in isVGPR() function in SIRegisterInfo
H A DSIFixSGPRCopies.cpp934 if (TRI->isVGPR(*MRI, Inst->getOperand(0).getReg())) { in analyzeVGPRToSGPRCopy()
H A DSIPeepholeSDWA.cpp1162 if (!Op.isImm() && !(Op.isReg() && !TRI->isVGPR(*MRI, Op.getReg()))) in legalizeScalarOperands()
H A DSIInstrInfo.h964 return MO.isReg() && RI.isVGPR(MRI, MO.getReg());}); in hasVGPRUses()
H A DSIWholeQuadMode.cpp887 if (TRI->isVGPR(*MRI, Op0.getReg())) { in lowerKillF32()
H A DSIInsertWaitcnts.cpp866 TRI->isVGPR(*MRI, DefMO.getReg())) { in updateByEvent()