Home
last modified time | relevance | path

Searched refs:isSEXTLoad (Results 1 – 4 of 4) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp9453 if (N->getOpcode() == ISD::SIGN_EXTEND || ISD::isSEXTLoad(N)) in isSignExtended()
9546 assert((ISD::isSEXTLoad(LD) || ISD::isZEXTLoad(LD)) && in SkipExtensionForVMULL()
19764 bool isSEXTLoad, SDValue &Base, in getARMIndexedAddressParts() argument
19823 bool isSEXTLoad, SDValue &Base, in getT2IndexedAddressParts() argument
19914 bool isSEXTLoad = false; in getPreIndexedAddressParts() local
19920 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD; in getPreIndexedAddressParts()
19929 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD; in getPreIndexedAddressParts()
19944 Ptr.getNode(), VT, Alignment, isSEXTLoad, IsMasked, in getPreIndexedAddressParts()
19972 bool isSEXTLoad = false, isNonExt; in getPostIndexedAddressParts() local
19978 isSEXTLoad = LD->getExtensionType() == ISD::SEXTLOAD; in getPostIndexedAddressParts()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DSelectionDAGNodes.h3120 inline bool isSEXTLoad(const SDNode *N) {
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DDAGCombiner.cpp7293 (ISD::isSEXTLoad(N0.getNode()) && N0.hasOneUse()))) { in visitAND()
13113 bool isAExtLoad = (ExtLoadType == ISD::SEXTLOAD) ? ISD::isSEXTLoad(N0Node) in tryToFoldExtOfExtload()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp9308 if (ISD::isSEXTLoad(InputNode)) in isValidSplatLoad()