Home
last modified time | relevance | path

Searched refs:isFixedLengthVector (Results 1 – 22 of 22) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DMachineValueType.h131 bool isFixedLengthVector() const { in isFixedLengthVector() function
138 return (isFixedLengthVector() && getFixedSizeInBits() == 16); in is16BitVector()
143 return (isFixedLengthVector() && getFixedSizeInBits() == 32); in is32BitVector()
148 return (isFixedLengthVector() && getFixedSizeInBits() == 64); in is64BitVector()
153 return (isFixedLengthVector() && getFixedSizeInBits() == 128); in is128BitVector()
158 return (isFixedLengthVector() && getFixedSizeInBits() == 256); in is256BitVector()
163 return (isFixedLengthVector() && getFixedSizeInBits() == 512); in is512BitVector()
168 return (isFixedLengthVector() && getFixedSizeInBits() == 1024); in is1024BitVector()
173 return (isFixedLengthVector() && getFixedSizeInBits() == 2048); in is2048BitVector()
H A DValueTypes.h170 bool isFixedLengthVector() const { in isFixedLengthVector() function
171 return isSimple() ? V.isFixedLengthVector() in isFixedLengthVector()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/
H A DRISCVTargetTransformInfo.cpp78 if (!VT.isFixedLengthVector()) in getRISCVInstructionCost()
85 if (!VT.isFixedLengthVector()) in getRISCVInstructionCost()
329 if (Mask.size() >= 2 && LT.second.isFixedLengthVector()) { in getShuffleCost()
355 if (LT.second.isFixedLengthVector() && LT.first == 1 && in getShuffleCost()
370 if (LT.second.isFixedLengthVector() && LT.first == 1 && in getShuffleCost()
391 LT.second.isFixedLengthVector() && in getShuffleCost()
530 if (LT.second.isFixedLengthVector()) in getShuffleCost()
575 if (LT.second.isFixedLengthVector()) { in getInterleavedMemoryOpCost()
1230 if (LT.second.isFixedLengthVector()) { in getVectorInstrCost()
H A DRISCVISelLowering.cpp2967 if (!VT.isFixedLengthVector()) in lowerVectorFTRUNC_FCEIL_FFLOOR_FROUND()
3072 if (VT.isFixedLengthVector()) in lowerVectorStrictFTRUNC_FCEIL_FFLOOR_FROUND()
3124 if (!VT.isFixedLengthVector()) in lowerVectorXRINT()
3330 if (!VT.isFixedLengthVector()) in matchSplatAsGather()
4293 if (VT.isFixedLengthVector()) in getDeinterleaveViaVNSRL()
5542 if (VT.isFixedLengthVector()) in lowerFMAXIMUM_FMINIMUM()
7869 if (VT.isFixedLengthVector()) in lowerVectorFPExtendOrRoundLike()
10147 if (VT.isFixedLengthVector()) in lowerMaskedLoad()
10352 if (VT.isFixedLengthVector()) in lowerABS()
10465 if (VT.isFixedLengthVector()) in lowerVPOp()
[all …]
H A DRISCVTargetTransformInfo.h201 if (DataTypeVT.isFixedLengthVector() && !ST->useRVVForFixedLengthVectors()) in isLegalMaskedLoadStore()
226 if (DataTypeVT.isFixedLengthVector() && !ST->useRVVForFixedLengthVectors()) in isLegalMaskedGatherScatter()
H A DRISCVISelDAGToDAG.cpp1986 (VT.isFixedLengthVector() && SrcVT.isFixedLengthVector())) { in Select()
2003 if (SubVecVT.isFixedLengthVector()) in Select()
2005 if (VT.isFixedLengthVector()) in Select()
2056 if (VT.isFixedLengthVector()) in Select()
2058 if (InVT.isFixedLengthVector()) in Select()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.h424 if (!useSVEForFixedLengthVectors() || !VT.isFixedLengthVector()) in useSVEForFixedLengthVectors()
H A DAArch64ISelLowering.cpp227 return VT.isFixedLengthVector() || in isPackedVectorType()
5648 if (VT.isFixedLengthVector()) { in LowerMGATHER()
5736 if (VT.isFixedLengthVector()) { in LowerMSCATTER()
9037 if (VT.isFixedLengthVector() && in LowerFCOPYSIGN()
12487 if (VT.isFixedLengthVector() && in tryAdvSIMDModImm32()
12540 if (VT.isFixedLengthVector() && in tryAdvSIMDModImm16()
19417 if (!VT.isFixedLengthVector() || in performExtBinopLoadFold()
19970 if (VT.isFixedLengthVector()) { in performIntrinsicCombine()
20698 if (!VT.isFixedLengthVector()) in splitStores()
25737 if (VT.isFixedLengthVector()) in getPredicateForVector()
[all …]
H A DAArch64TargetTransformInfo.cpp2548 if (SrcTy.isFixedLengthVector() && DstTy.isFixedLengthVector() && in getCastInstrCost()
2715 if (LT.second.isFixedLengthVector()) { in getVectorInstrCostHelper()
3963 if (Kind == TTI::SK_InsertSubvector && LT.second.isFixedLengthVector() && in getShuffleCost()
H A DAArch64ISelDAGToDAG.cpp4225 if (VT.isFixedLengthVector() || InVT.isScalableVector()) in trySelectCastFixedLengthToScalableVector()
4254 if (VT.isScalableVector() || InVT.isFixedLengthVector()) in trySelectCastScalableToFixedLengthVector()
/freebsd-14.2/contrib/llvm-project/clang/utils/TableGen/
H A DSveEmitter.cpp100 bool isFixedLengthVector() const { return isVector() && !IsScalable; } in isFixedLengthVector() function in __anonc999c1430111::SVEType
476 if (isFixedLengthVector()) in builtin_str()
510 if (isFixedLengthVector()) in str()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAG.cpp3055 APInt DemandedElts = VT.isFixedLengthVector() in computeKnownBits()
3084 assert((!Op.getValueType().isFixedLengthVector() || in computeKnownBits()
4266 APInt DemandedElts = VT.isFixedLengthVector() in ComputeNumSignBits()
6837 if (N2C && N1.getValueType().isFixedLengthVector() && in getNode()
6846 N1.getOperand(0).getValueType().isFixedLengthVector()) { in getNode()
6859 N1.getValueType().isFixedLengthVector()) && in getNode()
6906 N1.getValueType().isFixedLengthVector() && in getNode()
7146 if (N3C && N1.getValueType().isFixedLengthVector() && in getNode()
11645 APInt DemandedElts = VT.isFixedLengthVector() in isConstOrConstSplat()
11690 APInt DemandedElts = VT.isFixedLengthVector() in isConstOrConstSplatFP()
[all …]
H A DLegalizeVectorOps.cpp1174 TLI.getOperationAction(VT.isFixedLengthVector() ? ISD::BUILD_VECTOR in ExpandSELECT()
1512 bool IsFixedLen = MaskVT.isFixedLengthVector(); in ExpandVP_MERGE()
H A DTargetLowering.cpp656 APInt DemandedElts = VT.isFixedLengthVector() in SimplifyDemandedBits()
924 APInt DemandedElts = VT.isFixedLengthVector() in SimplifyMultipleUseDemandedBits()
1093 assert((!VT.isFixedLengthVector() || NumElts == VT.getVectorNumElements()) && in SimplifyDemandedBits()
2398 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits()
2444 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits()
2508 unsigned InElts = SrcVT.isFixedLengthVector() ? SrcVT.getVectorNumElements() : 1; in SimplifyDemandedBits()
2965 unsigned NumElts = VT.isFixedLengthVector() ? VT.getVectorNumElements() : 1; in getKnownUndefForVectorBinop()
9782 assert(!(SubEC.isScalable() && VecVT.isFixedLengthVector()) && in clampDynamicVectorIndex()
H A DDAGCombiner.cpp4560 if (VT.isFixedLengthVector()) { in visitMUL()
13149 ((LegalOperations || VT.isFixedLengthVector() || in tryToFoldExtOfLoad()
21617 if (!VT.isFixedLengthVector() || in combineInsertEltToLoad()
21713 if (IndexC && VT.isFixedLengthVector() && in visitINSERT_VECTOR_ELT()
22226 if (IndexC && VecVT.isFixedLengthVector() && in visitEXTRACT_VECTOR_ELT()
22241 VecVT.isFixedLengthVector()) && in visitEXTRACT_VECTOR_ELT()
24094 if (!WideBVT.isFixedLengthVector()) in narrowExtractedVectorBinOp()
24268 if (!NarrowVT.isFixedLengthVector() || !WideVT.isFixedLengthVector()) in foldExtractSubvectorFromShuffleVector()
24508 if (NVT.isFixedLengthVector() && ConcatSrcVT.isFixedLengthVector() && in visitEXTRACT_SUBVECTOR()
26030 if (!VT.isFixedLengthVector()) in visitSCALAR_TO_VECTOR()
[all …]
H A DLegalizeVectorTypes.cpp3319 assert(SubVT.isFixedLengthVector() && in SplitVecOp_EXTRACT_SUBVECTOR()
6429 else if (VT.isScalableVector() && SubVT.isFixedLengthVector()) { in WidenVecOp_INSERT_SUBVECTOR()
H A DSelectionDAGBuilder.cpp11931 if (OutVT.isFixedLengthVector()) { in visitVectorDeinterleave()
11956 if (OutVT.isFixedLengthVector()) { in visitVectorInterleave()
/freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/
H A DTargetLoweringBase.cpp2271 if (LoadVT.isFixedLengthVector() && BitcastVT.isFixedLengthVector() && in isLoadBitCastBeneficial()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/
H A DWebAssemblyISelLowering.cpp940 if (VT.isFixedLengthVector()) { in getPreferredVectorAction()
2797 SrcVT.isFixedLengthVector() && SrcVT.getScalarType() == MVT::i1) { in performBitcastCombine()
2836 if (FromVT.isFixedLengthVector() && in performSETCCCombine()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMTargetTransformInfo.cpp831 if (SrcTy.isFixedLengthVector()) in getCastInstrCost()
841 SrcTy.isFixedLengthVector()) { in getCastInstrCost()
H A DARMISelLowering.cpp15645 if (!VecVT.isFixedLengthVector() || in PerformInsertSubvectorCombine()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp22349 if (Src.getValueType().isFixedLengthVector() && in MatchVectorAllEqualTest()