Home
last modified time | relevance | path

Searched refs:is64BitVector (Results 1 – 9 of 9) sorted by relevance

/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/
H A DARMISelDAGToDAG.cpp1941 if (!is64BitVector && NumVecs < 3) in GetVLDSTAlign()
2126 bool is64BitVector = VT.is64BitVector(); in SelectVLD() local
2156 if (!is64BitVector) in SelectVLD()
2271 bool is64BitVector = VT.is64BitVector(); in SelectVST() local
2310 } else if (is64BitVector) { in SelectVST()
2426 bool is64BitVector = VT.is64BitVector(); in SelectVLDSTLane() local
2464 if (!is64BitVector) in SelectVLDSTLane()
2490 if (is64BitVector) in SelectVLDSTLane()
2499 if (is64BitVector) in SelectVLDSTLane()
2963 bool is64BitVector = VT.is64BitVector(); in SelectVLDDup() local
[all …]
H A DARMISelLowering.cpp6574 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP()
7424 if (VT.is64BitVector() && EltSz == 32) in isVUZPMask()
7460 if (VT.is64BitVector() && EltSz == 32) in isVUZP_v_undef_Mask()
7498 if (VT.is64BitVector() && EltSz == 32) in isVZIPMask()
7531 if (VT.is64BitVector() && EltSz == 32) in isVZIP_v_undef_Mask()
9660 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
9661 Op1.getValueType().is64BitVector() && in LowerMUL()
12634 if (!N->getValueType(0).is64BitVector()) in AddCombineToVPADD()
12673 if (!N00.getValueType().is64BitVector() || in AddCombineVUZPToVPADDL()
14224 if (VT.is64BitVector() || VT.is128BitVector()) in PerformMULCombine()
[all …]
/freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/
H A DValueTypes.h191 bool is64BitVector() const { in is64BitVector() function
192 return isSimple() ? V.is64BitVector() : isExtended64BitVector(); in is64BitVector()
H A DMachineValueType.h147 bool is64BitVector() const { in is64BitVector() function
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/
H A DAArch64CallingConvention.cpp139 else if (LocVT.SimpleTy == MVT::f64 || LocVT.is64BitVector()) in CC_AArch64_Custom_Block()
H A DAArch64ISelLowering.cpp4722 if (VT.is64BitVector()) { in LowerMUL()
4763 assert(Op0.getValueType().is64BitVector() && in LowerMUL()
4764 Op1.getValueType().is64BitVector() && in LowerMUL()
9184 unsigned NumElts = VT.is64BitVector() ? 8 : 16; in LowerCTPOP_PARITY()
11127 if (SrcVT.is64BitVector()) in ReconstructShuffle()
11228 if (!SrcVT.is64BitVector()) { in ReconstructShuffle()
17867 if (!VT.is64BitVector() && !VT.is128BitVector()) in performANDCombine()
18521 if (!VT.is64BitVector()) in tryExtendDUPToExtractHigh()
18526 if (N.getValueType().is64BitVector()) { in tryExtendDUPToExtractHigh()
19576 assert(LHS.getValueType().is64BitVector() && in tryCombineLongOpWithDup()
[all …]
H A DAArch64FastISel.cpp2943 else if ((VT >= MVT::f16 && VT <= MVT::f64) || VT.is64BitVector() || in fastLowerArguments()
2987 } else if ((VT == MVT::f64) || VT.is64BitVector()) { in fastLowerArguments()
H A DAArch64ISelDAGToDAG.cpp172 if (!VT.is64BitVector() || !LVT.is128BitVector() || in SelectExtractHigh()
1525 } else if (VT == MVT::f64 || VT.is64BitVector()) { in tryIndexedLoad()
/freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp24509 assert(StoreVT.is64BitVector() && "Unexpected VT"); in LowerStore()
47407 N0.getOperand(0).getValueType().is64BitVector() && in combineVectorPack()
47412 N1.getOperand(0).getValueType().is64BitVector() && in combineVectorPack()