| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 4459 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getVectorShuffle() 4467 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackl() 4475 return getVectorShuffle(DAG, VT, dl, V1, V2, Mask); in getUnpackh() 7959 return DAG.getVectorShuffle(VT, DL, Sub, Add, Mask); in lowerToAddSubOrFMAddSub() 10572 return DAG.getVectorShuffle( in lowerShuffleAsBlend() 10894 return DAG.getVectorShuffle( in lowerShuffleAsPermuteAndUnpack() 20474 Hi = DAG.getVectorShuffle( in LowerTruncateVecI1() 24318 Curr = DAG.getVectorShuffle(InVT, dl, In, In, Mask); in LowerEXTEND_VECTOR_INREG() 29222 return DAG.getVectorShuffle(VT, dl, R0, R1, {0, 3}); in LowerShift() 43340 SDValue Upper = DAG.getVectorShuffle( in combineMinMaxReduction() [all …]
|
| H A D | X86ISelLoweringCall.cpp | 1974 return DAG.getVectorShuffle(VT, dl, V1, V2, Mask); in getMOVL()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLoweringHVX.cpp | 757 return DAG.getVectorShuffle(OpTy, dl, Op0, Op1, Mask); in getByteShuffle() 775 return DAG.getVectorShuffle(ResTy, dl, opCastElem(Op0, MVT::i8, DAG), in getByteShuffle() 916 SDValue S = DAG.getVectorShuffle(ExtTy, dl, ExtVec, in buildHvxVectorReg() 1019 SDValue S = DAG.getVectorShuffle(ByteTy, dl, T, DAG.getUNDEF(ByteTy), Mask); in createHvxPrefixPred() 1321 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred() 1347 SDValue ShuffV = DAG.getVectorShuffle(ByteTy, dl, ByteVec, Undef, Mask); in extractHvxSubvectorPred() 1561 DAG.getVectorShuffle(ByteTy, dl, Vor, DAG.getUNDEF(ByteTy), Mask); in compressHvxPred() 3514 DAG.getVectorShuffle(SrcTy, dl, Src, DAG.getUNDEF(SrcTy), Mask); in combineTruncateBeforeLegal() 3581 return DAG.getVectorShuffle(LongTy, dl, Cat, DAG.getUNDEF(LongTy), LongMask); in combineConcatVectorsBeforeLegal()
|
| H A D | HexagonISelDAGToDAGHVX.cpp | 2807 DAG.getVectorShuffle(PairTy, dl, DAG.getBitcast(PairTy, Inp), in ppHvxShuffleOfShuffle()
|
| H A D | HexagonISelLowering.cpp | 2859 SDValue S = DAG.getVectorShuffle(MVT::v8i8, dl, A, DAG.getUNDEF(MVT::v8i8), in contractPredicate()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | LegalizeVectorOps.cpp | 1258 DAG.getVectorShuffle(SrcVT, DL, Src, DAG.getUNDEF(SrcVT), ShuffleMask)); in ExpandANY_EXTEND_VECTOR_INREG() 1318 DAG.getVectorShuffle(SrcVT, DL, Zero, Src, ShuffleMask)); in ExpandZERO_EXTEND_VECTOR_INREG() 1344 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), ShuffleMask); in ExpandBSWAP() 1394 Op = DAG.getVectorShuffle(ByteVT, DL, Op, DAG.getUNDEF(ByteVT), in ExpandBITREVERSE()
|
| H A D | DAGCombiner.cpp | 23203 Shuffles[In] = DAG.getVectorShuffle(VT, DL, L, R, Mask); in reduceBuildVecToShuffle() 24641 SDValue Shuf0 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask0); in foldShuffleOfConcatUndefs() 24642 SDValue Shuf1 = DAG.getVectorShuffle(HalfVT, DL, X, Y, Mask1); in foldShuffleOfConcatUndefs() 24670 N0 = DAG.getVectorShuffle(ConcatVT, SDLoc(N), N0.getOperand(0), in partitionShuffleOfConcats() 25166 return DAG.getVectorShuffle(Splat->getValueType(0), SDLoc(Splat), in combineShuffleOfSplatVal() 25391 return DAG.getVectorShuffle(VT, SDLoc(N), N0, DAG.getUNDEF(VT), in visitVECTOR_SHUFFLE() 25411 return DAG.getVectorShuffle(VT, SDLoc(N), N0, N1, NewMask); in visitVECTOR_SHUFFLE() 25929 return DAG.getVectorShuffle(VT, SDLoc(N), in visitVECTOR_SHUFFLE() 26002 SDValue LHS = DAG.getVectorShuffle( in visitVECTOR_SHUFFLE() 26005 SDValue RHS = DAG.getVectorShuffle( in visitVECTOR_SHUFFLE() [all …]
|
| H A D | LegalizeDAG.cpp | 275 return DAG.getVectorShuffle(NVT, dl, N1, N2, Mask); in ShuffleWithNarrowerEltType() 289 return DAG.getVectorShuffle(NVT, dl, N1, N2, NewMask); in ShuffleWithNarrowerEltType() 426 return DAG.getVectorShuffle(Vec.getValueType(), dl, Vec, ScVec, ShufOps); in ExpandINSERT_VECTOR_ELT() 1879 Shuffle = DAG.getVectorShuffle(VT, dl, IntermedVals[i].first, in ExpandBVWithShuffles() 1912 Res = DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBVWithShuffles() 2021 return DAG.getVectorShuffle(VT, dl, Vec1, Vec2, ShuffleVec); in ExpandBUILD_VECTOR()
|
| H A D | LegalizeVectorTypes.cpp | 1609 InHi = DAG.getVectorShuffle(InLoVT, dl, InLo, DAG.getUNDEF(InLoVT), SplitHi); in SplitVecRes_ExtVecInRegOp() 2774 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx], in SplitVecRes_VECTOR_SHUFFLE() 2786 Output = DAG.getVectorShuffle(NewVT, DL, Inputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE() 2793 Output = DAG.getVectorShuffle(NewVT, DL, TmpInputs[Idx1], in SplitVecRes_VECTOR_SHUFFLE() 5208 return DAG.getVectorShuffle(WidenVT, dl, in WidenVecRes_CONCAT_VECTORS() 5865 return DAG.getVectorShuffle(WidenVT, dl, InOp1, InOp2, NewMask); in WidenVecRes_VECTOR_SHUFFLE() 5919 return DAG.getVectorShuffle(WidenVT, dl, ReverseVal, DAG.getUNDEF(WidenVT), in WidenVecRes_VECTOR_REVERSE()
|
| H A D | SelectionDAGBuilder.cpp | 3842 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, Mask)); in visitShuffleVector() 3916 SDValue Result = DAG.getVectorShuffle(PaddedVT, DL, Src1, Src2, MappedOps); in visitShuffleVector() 3980 setValue(&I, DAG.getVectorShuffle(VT, DL, Src1, Src2, MappedOps)); in visitShuffleVector() 11912 setValue(&I, DAG.getVectorShuffle(VT, DL, V, DAG.getUNDEF(VT), Mask)); in visitVectorReverse() 11932 SDValue Even = DAG.getVectorShuffle(OutVT, DL, Lo, Hi, in visitVectorDeinterleave() 11934 SDValue Odd = DAG.getVectorShuffle(OutVT, DL, Lo, Hi, in visitVectorDeinterleave() 11959 setValue(&I, DAG.getVectorShuffle(OutVT, DL, V, DAG.getUNDEF(OutVT), in visitVectorInterleave() 12014 setValue(&I, DAG.getVectorShuffle(VT, DL, V1, V2, Mask)); in visitVectorSplice()
|
| H A D | SelectionDAG.cpp | 2048 SDValue SelectionDAG::getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, in getVectorShuffle() function in SelectionDAG 2225 return getVectorShuffle(VT, SDLoc(&SV), Op1, Op0, MaskVec); in getCommutedVectorShuffle()
|
| H A D | TargetLowering.cpp | 1361 SDValue NewOp = TLO.DAG.getVectorShuffle(VT, dl, Op0, Op1, ShuffleMask); in SimplifyDemandedBits() 3775 return DAG.getVectorShuffle(VT, DL, N0, N1, Mask); in buildLegalVectorShuffle()
|
| H A D | LegalizeIntegerTypes.cpp | 5676 return DAG.getVectorShuffle(OutVT, dl, V0, V1, NewMask); in PromoteIntRes_VECTOR_SHUFFLE()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyISelLowering.cpp | 2027 Src = DAG.getVectorShuffle( in LowerConvertLow() 2223 Result = DAG.getVectorShuffle(VecT, DL, Src1, Src2, MaskRef); in LowerBUILD_VECTOR() 2479 SDValue NewShuffle = DAG.getVectorShuffle( in performVECTOR_SHUFFLECombine()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 3651 DAG.getVectorShuffle(MVT::v4i32, dl, SetCC32, SetCC32, ShuffV); in LowerSETCC() 8032 return DAG.getVectorShuffle(WideVT, DL, Op1, Op2, ShuffV); in LowerTRUNCATEVector() 9152 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, LHS, RHS, Ops); in BuildVSLDOI() 9690 SDValue T = DAG.getVectorShuffle(MVT::v16i8, dl, OpLHS, OpRHS, ShufIdxs); in GeneratePerfectShuffle() 11504 return DAG.getVectorShuffle(MVT::v16i8, dl, OddParts, EvenParts, Ops); in LowerMUL() 11506 return DAG.getVectorShuffle(MVT::v16i8, dl, EvenParts, OddParts, Ops); in LowerMUL() 14627 ReturnSDVal = DAG.getVectorShuffle(N->getValueType(0), dl, WideLoad, in combineBVOfConsecutiveLoads() 14661 DAG.getVectorShuffle(Input.getValueType(), dl, Input, in addShuffleForVecExtend() 15283 return DAG.getVectorShuffle(VT, dl, OrigVector, OrigVector, NewMask); in getSToVPermuted() 15402 Res = DAG.getVectorShuffle(SVN->getValueType(0), dl, LHS, RHS, ShuffV); in combineVectorShuffle() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | SelectionDAG.h | 819 SDValue getVectorShuffle(EVT VT, const SDLoc &dl, SDValue N1, SDValue N2,
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64ISelLowering.cpp | 11305 SDValue Shuffle = DAG.getVectorShuffle(ShuffleVT, dl, ShuffleOps[0], in ReconstructShuffle() 12113 DAG.getVectorShuffle(NewVT, DL, V0, V1, NewMask)); in tryWidenMaskForShuffle() 13352 DAG.getVectorShuffle(VT, dl, VEC1, VEC2, MaskVec); in LowerBUILD_VECTOR() 17001 NBV = DAG.getVectorShuffle(PreExtendVT, DL, BV.getOperand(0).getOperand(0), in performBuildShuffleExtendCombine() 18150 DAG.getVectorShuffle( in performConcatVectorsCombine() 19512 DAG.getVectorShuffle(Op0.getValueType(), DL, SubL, SubH, LowMask); in performExtBinopLoadFold() 19514 DAG.getVectorShuffle(Op0.getValueType(), DL, SubL, SubH, HighMask); in performExtBinopLoadFold() 19525 Ext0 = DAG.getVectorShuffle(VT, DL, SubL, SubH, LowMask); in performExtBinopLoadFold() 19526 Ext1 = DAG.getVectorShuffle(VT, DL, SubL, SubH, HighMask); in performExtBinopLoadFold() 22897 SDValue Mask = DAG.getVectorShuffle(CCVT, DL, SetCC, SetCC, DUPMask); in performSelectCombine() [all …]
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZISelLowering.cpp | 3250 Op = DAG.getVectorShuffle(MVT::v4f32, DL, Op, DAG.getUNDEF(MVT::v4f32), Mask); in expandV4F32ToV2F64() 5997 SDValue Shuf = DAG.getVectorShuffle(InVT, DL, PackedOp, ZeroVec, Mask); in lowerZERO_EXTEND_VECTOR_INREG() 7430 return DAG.getVectorShuffle(VecVT, SDLoc(N), Op0, Op1, SV->getMask()); in combineBSWAP()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMISelLowering.cpp | 8554 return DAG.getVectorShuffle(VT, DL, OpLHS, OpLHS, NewMask); in LowerReverse_VECTOR_SHUFFLE() 8643 SDValue Shuffled = DAG.getVectorShuffle(NewVT, dl, PredAsVector1, in LowerVECTOR_SHUFFLE_i1() 8730 SDValue NewShuffle = DAG.getVectorShuffle( in LowerVECTOR_SHUFFLEUsingMovs() 15752 return DAG.getVectorShuffle(VT, SDLoc(N), NewConcat, in PerformVECTOR_SHUFFLECombine() 16580 SDValue Shuff = DAG.getVectorShuffle( in PerformTruncatingStoreCombine() 17437 return DCI.DAG.getVectorShuffle(VT, DL, NewBinOp, UndefV, Shuf0->getMask()); in PerformVQDMULHCombine()
|
| /freebsd-14.2/contrib/llvm-project/llvm/lib/Target/RISCV/ |
| H A D | RISCVISelLowering.cpp | 4727 SubVec = DAG.getVectorShuffle(OneRegVT, DL, SubVec, SubVec, SrcSubMask); in lowerShuffleViaVRegSplitting() 4759 SDValue Shuffled = DAG.getVectorShuffle(WidenVT, DL, V1, V2, SVN->getMask()); in lowerVECTOR_SHUFFLE() 15606 DAG.getVectorShuffle(VT, DL, Load, DAG.getUNDEF(VT), ShuffleMask); in PerformDAGCombine() 15668 SDValue Shuffle = DAG.getVectorShuffle(VT, DL, MSN->getValue(), in PerformDAGCombine()
|